Integrated assemblies and methods of forming integrated assemblies

US12256546B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12256546-B2
Application numberUS-202318386346-A
CountryUS
Kind codeB2
Filing dateNov 2, 2023
Priority dateMay 13, 2020
Publication dateMar 18, 2025
Grant dateMar 18, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Some embodiments include an integrated assembly having a first structure containing semiconductor material, and having a second structure contacting the first structure. The first structure has a composition along an interface with the second structure. The composition includes additive to a concentration within a range of from about 10 18 atoms/cm 3 to about 10 21 atoms/cm 3 . The additive includes one or more of carbon, oxygen, nitrogen and sulfur. Some embodiments include methods of forming integrated assemblies.

First claim

Opening claim text (preview).

We claim: 1. A method of forming an integrated assembly, comprising: forming a source structure comprising semiconductor material over metal-containing material; additive being within a region of the semiconductor material to a concentration within a range of from 10 18 atoms/cm 3 to 10 21 atoms/cm 3 ; the additive comprising one or more of carbon, oxygen, nitrogen or sulfur; etching into the region of the semiconductor material utilizing an etchant comprising phosphoric acid; the etching forming an opening which extends into, but not entirely through, the semiconductor material of said region; forming a second structure over the source structure and extending into said opening; and wherein the opening is configured as a trench, and wherein the second structure is configured as a panel extending along the trench; said panel comprising a laminate which includes a conductive material layer laterally between a pair of insulative material layers; the conductive layer directly contacting the semiconductor material of the source structure. 2. The method of claim 1 wherein the additive includes the carbon. 3. The method of claim 1 wherein the additive includes the nitrogen. 4. The method of claim 1 wherein the additive includes the oxygen. 5. The method of claim 1 wherein the additive includes the sulfur. 6. The method of claim 1 wherein the region of the semiconductor material comprises a conductivity-enhancing dopant. 7. A method of forming an integrated assembly, comprising: forming a stack of alternating first and second levels over a source structure; the first levels comprising sacrificial material and the second levels comprising a first insulative material; the source structure comprising semiconductor material over metal-containing material; forming a trench which extends through the stack and to a region of the semiconductor material; providing carbon within the region of the semiconductor material; removing the sacrificial material of the first levels to leave voids; forming conductive material within the voids; after forming the conductive material, forming a panel within the trench; the panel comprising a second insulative material; and forming of the trench comprises forming a first region of the trench to extend through the stack, and then forming a second region of the trench to extend into the region of the semiconductor material; and wherein the carbon is provided within the region of the semiconductor material after forming the first region of the trench and prior to forming the second region of the trench. 8. The method of claim 7 comprising forming an etch-stop is over the region of the semiconductor material prior to forming the stack; wherein the first region of the trench stops on the etch-stop; and wherein the trench is extended through the etch-stop prior to forming the second region of the trench to extend into, but not entirely through, the region of the semiconductor material. 9. The method of claim 8 wherein the etch-stop comprises metal. 10. The method of claim 8 wherein the etch-stop comprises tungsten. 11. The method of claim 7 wherein the carbon is provided to a concentration within a range of from 10 18 atoms/cm 3 to 10 21 atoms/cm 3 . 12. The method of claim 7 further comprising providing oxygen within the region of the semiconductor material after forming the first region of the trench and prior to forming the second region of the trench. 13. The method of claim 7 further comprising providing nitrogen within the region of the semiconductor material after forming the first region of the trench and prior to forming the second region of the trench. 14. The method of claim 7 further comprising providing sulfur within the region of the semiconductor material after forming the first region of the trench and prior to forming the second region of the trench. 15. The method of claim 7 wherein the region of the semiconductor material comprises a conductivity-enhancing dopant. 16. A method of forming an integrated assembly, comprising: forming a stack of alternating first and second levels over a source structure; the first levels comprising sacrificial material and the second levels comprising a first insulative material; the source structure comprising semiconductor material over metal-containing material; forming a trench which extends through the stack and to a region of the semiconductor material; providing carbon within the region of the semiconductor material; removing the sacrificial material of the first levels to leave voids; forming conductive material within the voids; after forming the conductive material, forming a panel within the trench; the panel comprising a second insulative material; and wherein the panel comprises conductive material in addition to the second insulative material. 17. The method of claim 16 comprising forming an etch-stop is over the region of the semiconductor material prior to forming the stack. 18. The method of claim 17 wherein the etch-stop comprises metal. 19. The method of claim 17 wherein the etch-stop comprises tungsten. 20. The method of claim 16 wherein the carbon is provided to a concentration within a range of from 10 18 atoms/cm 3 to 10 21 atoms/cm 3 . 21. The method of claim 16 further comprising providing oxygen within the region of the semiconductor material. 22. The method of claim 16 further comprising providing nitrogen within the region of the semiconductor material. 23. The method of claim 16 further comprising providing sulfur within the region of the semiconductor. 24. The method of claim 16 wherein the region of the semiconductor material comprises a conductivity-enhancing dopant.

Assignees

Inventors

Classifications

  • Anisotropic liquid etching (H10P50/61 takes precedence) · CPC title

  • of conductive or resistive materials · CPC title

  • H10P50/283Primary

    by chemical means · CPC title

  • with cell select transistors, e.g. NAND · CPC title

  • with a cell select transistor, e.g. NAND · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12256546B2 cover?
Some embodiments include an integrated assembly having a first structure containing semiconductor material, and having a second structure contacting the first structure. The first structure has a composition along an interface with the second structure. The composition includes additive to a concentration within a range of from about 10 18 atoms/cm 3 to about 10 21 atoms/cm 3 . The additive …
Who is the assignee on this patent?
Micron Technology Inc
What technology area does this patent fall under?
Primary CPC classification H10P50/283. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 18 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).