Virtual container storage interface controller
US-12175078-B2 · Dec 24, 2024 · US
US12248799B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12248799-B2 |
| Application number | US-202117553607-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 16, 2021 |
| Priority date | Dec 16, 2021 |
| Publication date | Mar 11, 2025 |
| Grant date | Mar 11, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An example method of managing guest time for a virtual machine (VM) supported by a hypervisor of a virtualized host computer includes: configuring, by the hypervisor, a central processing unit (CPU) of the host computer to trap, to the hypervisor, access by guest code in the VM to a physical counter and timer of the CPU; configuring, by the hypervisor, the guest code in the VM to use the physical counter and timer of the CPU rather than a virtual counter and timer of the CPU; trapping, at the hypervisor, an access to the physical counter and timer by the guest code; and executing, by the hypervisor, the access to the physical counter and timer on behalf of the guest code while compensating for an adjustment of a system count of the physical counter and timer to maintain the guest time as scaled with respect to frequency of the physical counter and timer.
Opening claim text (preview).
We claim: 1. A method of managing guest time for a virtual machine (VM) supported by a hypervisor of a virtualized host computer, the method comprising: configuring, by the hypervisor, a central processing unit (CPU) of the host computer to trap, to the hypervisor, access by guest code in the VM to a physical counter and timer of the CPU; configuring, by the hypervisor, the guest code in the VM to use the physical counter and timer of the CPU rather than a virtual counter and timer of the CPU by masking, a device tree presented to the guest code by the hypervisor, presence of the virtual counter and timer in the CPU; trapping, at the hypervisor, an access to the physical counter and timer by the guest code; and executing, by the hypervisor, the access to the physical counter and timer on behalf of the guest code while compensating for an adjustment of a system count of the physical counter and timer to maintain the guest time as scaled with respect to frequency of the physical counter and timer. 2. The method of claim 1 , wherein the access to the physical counter and timer by the guest code comprises an instruction to read a system counter register of the physical counter and timer, the system counter register storing the system count, and wherein the step of executing comprises: reading, by the hypervisor, the system count from the system count register; scaling the system count based on scale factors associated with the VM to generate a scaled system count; and returning the scaled system count to the guest code. 3. The method of claim 2 , wherein the step of executing further comprises: offsetting the system count prior to scaling using a virtual offset. 4. The method of claim 1 , wherein the access to the physical counter and timer by the guest code comprises an instruction to write to physical timer register of the physical counter and timer, and wherein the step of executing comprises: reverse scaling a value to be written to the physical timer register based on scale factors associated with the VM to generate an unscaled value; and writing the unscaled value to the physical timer register. 5. The method of claim 4 , wherein the step of executing further comprises: subtracting, prior to the reverse scaling, a virtual offset from the value. 6. The method of claim 1 , wherein the guest code executes at a user privilege level or a supervisor privilege level of the CPU, wherein the hypervisor executes at a hypervisor privilege level more privileged than the user privilege level and the supervisor privilege level, and wherein the access by the guest code to the physical counter and timer generates an exception from the user privilege level or the supervisor privilege level to the hypervisor privilege level, the hypervisor executing a handler in response to the exception, the handler performing the step of executing. 7. A non-transitory computer readable medium comprising instructions to be executed in a computing device to cause the computing device to carry out a method of managing guest time for a virtual machine (VM) supported by a hypervisor of a virtualized host computer, the method comprising: configuring, by the hypervisor, a central processing unit (CPU) of the host computer to trap, to the hypervisor, access by guest code in the VM to a physical counter and timer of the CPU; configuring, by the hypervisor, the guest code in the VM to use the physical counter and timer of the CPU rather than a virtual counter and timer of the CPU by masking, a device tree presented to the guest code by the hypervisor, presence of the virtual counter and timer in the CPU; trapping, at the hypervisor, an access to the physical counter and timer by the guest code; and executing, by the hypervisor, the access to the physical counter and timer on behalf of the guest code while compensating for an adjustment of a system count of the physical counter and timer to maintain the guest time as scaled with respect to frequency of the physical counter and timer. 8. The non-transitory computer readable medium of claim 7 , wherein the access to the physical counter and timer by the guest code comprises an instruction to read a system counter register of the physical counter and timer, the system counter register storing the system count, and wherein the step of executing comprises: reading, by the hypervisor, the system count from the system count register; scaling the system count based on scale factors associated with the VM to generate a scaled system count; and returning the scaled system count to the guest code. 9. The non-transitory computer readable medium of claim 8 , wherein the step of executing further comprises: offsetting the system count prior to scaling using a virtual offset. 10. The non-transitory computer readable medium of claim 7 , wherein the access to the physical counter and timer by the guest code comprises an instruction to write to physical timer register of the physical counter and timer, and wherein the step of executing comprises: reverse scaling a value to be written to the physical timer register based on scale factors associated with the VM to generate an unscaled value; and writing the unscaled value to the physical timer register. 11. The non-transitory computer readable medium of claim 10 , wherein the step of executing further comprises: subtracting, prior to the reverse scaling, a virtual offset from the value. 12. The non-transitory computer readable medium of claim 7 , wherein the guest code executes at a user privilege level or a supervisor privilege level of the CPU, wherein the hypervisor executes at a hypervisor privilege level more privileged than the user privilege level and the supervisor privilege level, and wherein the access by the guest code to the physical counter and timer generates an exception from the user privilege level or the supervisor privilege level to the hypervisor privilege level, the hypervisor executing a handler in response to the exception, the handler performing the step of executing. 13. A virtualized computer system, comprising: a hardware platform including a central processing unit (CPU), the CPU having a physical counter and timer and a virtual counter and timer; and a software platform including a hypervisor executing on the hardware platform and a virtual machine (VM) supported by the hypervisor, the VM executing guest code, the hypervisor configured to: configure the CPU to trap, to the hypervisor, access by the guest code in the VM to the physical counter and timer; configure the guest code in the VM to use the physical counter and timer of the CPU rather than the virtual counter and timer of the CPU by masking, a device tree presented to the guest code by the hypervisor, presence of the virtual counter and timer in the CPU; trap an access to the physical counter and timer by the guest code; and execute the access to the physical counter and timer on behalf of the guest code while compensating for an adjustment of a system count of the physical counter and timer to maintain a guest time for the VM as scaled with respect to frequency of the physical counter and timer. 14. The virtualized computer system of claim 13 , wherein the access to the physical counter and timer by the guest code comprises an instruction to read a system counter register of the physical counter and timer, the system counter register storing the system count, and wherein the hypervisor is configured to: read the system count from the system count register; scale the system count based on scale factors associated with the VM to generate a scaled system count; and return t
Memory management, e.g. access or allocation · CPC title
Generating or distributing clock signals or signals derived directly therefrom · CPC title
Hypervisor-specific management and integration aspects · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.