Voltage Buffer for Input Voltages Above a Supply Voltage or Below Ground Voltage
US-2020067467-A1 · Feb 27, 2020 · US
US12244280B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12244280-B2 |
| Application number | US-202418616377-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 26, 2024 |
| Priority date | Sep 24, 2020 |
| Publication date | Mar 4, 2025 |
| Grant date | Mar 4, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
According to one embodiment, a signal processing circuit includes a first voltage setting circuit that sets a reference voltage on an input side of an isolator, a variable gain amplifier circuit that amplifies an output signal of the isolator, a DC offset adjustment circuit that adjusts an offset of the variable gain amplifier circuit, a second voltage setting circuit that sets a reference voltage on an output side of the isolator, and a control circuit that controls the DC offset adjustment circuit in response to a result of comparison of an output voltage of the variable gain amplifier circuit with an output voltage of the second voltage setting circuit.
Opening claim text (preview).
What is claimed is: 1. A signal processing circuit, comprising: an isolator including an input side and an output side that are electrically insulated; a variable gain amplifier circuit that amplifies an output signal of the isolator; a DC offset adjustment circuit that adjusts a DC offset of the variable gain amplifier circuit; a gain adjustment circuit that adjusts a gain of the variable gain amplifier circuit; a first voltage setting circuit provided on the input side of the isolator, the first voltage setting circuit setting, based on a first control signal, a reference voltage on the input side of the isolator to zero during DC offset adjustment and to a constant voltage different from zero during gain adjustment, and outputting the reference voltage on the input side to the input side of the isolator; a second voltage setting circuit provided on the output side of the isolator, the second voltage setting circuit setting, based on a second control signal, a reference voltage on the output side of the isolator to zero during DC offset adjustment and to a constant voltage different from zero during gain adjustment, and outputting the reference voltage on the output side to the output side of the isolator; a comparison circuit that compares an output voltage of the variable gain amplifier circuit with an output voltage of the second voltage setting circuit; and a control circuit that controls the DC offset adjustment circuit and the gain adjustment circuit in response to an output signal of the comparison circuit, wherein the first voltage setting circuit includes: a first differential amplifier circuit that includes an inverting input terminal and a non-inverting input terminal to which constant currents are supplied; and a first switch provided between the inverting input terminal and the non-inverting input terminal of the first differential amplifier circuit; the second voltage setting circuit includes: a second differential amplifier circuit that includes an inverting input terminal and a non-inverting input terminal to which constant currents are supplied; and a second switch provided between the inverting input terminal and the non-inverting input terminal of the second differential amplifier circuit; and the control circuit outputs the first and second control signals, and controls on/off of the first and second switches to exclusively control the DC offset adjustment circuit and the gain adjustment circuit. 2. The signal processing circuit according to claim 1 , wherein the control circuit controls the DC offset adjustment circuit depending on the output signal from the comparison circuit at a time when the first switch and the second switch are in on-states. 3. The signal processing circuit according to claim 2 , wherein the control circuit controls the gain adjustment circuit depending on the output signal from the comparison circuit at a time when the first switch and the second switch are in off-states. 4. The signal processing circuit according to claim 1 , wherein the DC offset adjustment circuit includes a variable current source with a current value that is changed depending on a control signal from the control circuit, and the variable gain amplifier circuit includes a differential amplifier circuit with an input terminal that is supplied with a current from the variable current source. 5. The signal processing circuit according to claim 2 , wherein the DC offset adjustment circuit includes a variable current source with a current value that is changed depending on a control signal from the control circuit, and the variable gain amplifier circuit includes a differential amplifier circuit with an input terminal that is supplied with a current from the variable current source. 6. The signal processing circuit according to claim 3 , wherein the DC offset adjustment circuit includes a variable current source with a current value that is changed depending on a control signal from the control circuit, and the variable gain amplifier circuit includes a differential amplifier circuit with an input terminal that is supplied with a current from the variable current source. 7. The signal processing circuit according to claim 1 , wherein the first voltage setting circuit includes: a first transistor including a main current path connected to a constant current source in series; a voltage/current conversion circuit that converts a voltage that is generated on the main current path of the first transistor into a current; and a differential amplifier circuit including an input terminal supplied with an output current from the voltage/current conversion circuit. 8. The signal processing circuit according to claim 2 , wherein the first voltage setting circuit includes: a first transistor including a main current path connected to a constant current source in series; a voltage/current conversion circuit that converts a voltage that is generated on the main current path of the first transistor into a current; and a differential amplifier circuit including an input terminal supplied with an output current from the voltage/current conversion circuit. 9. The signal processing circuit according to claim 3 , wherein the first voltage setting circuit includes: a first transistor including a main current path connected to a constant current source in series; a voltage/current conversion circuit that converts a voltage that is generated on the main current path of the first transistor into a current; and a differential amplifier circuit including an input terminal supplied with an output current from the voltage/current conversion circuit. 10. The signal processing circuit according to claim 4 , wherein the first voltage setting circuit includes: a first transistor including a main current path connected to a constant current source in series; a voltage/current conversion circuit that converts a voltage that is generated on the main current path of the first transistor into a current; and a differential amplifier circuit including an input terminal supplied with an output current from the voltage/current conversion circuit. 11. The signal processing circuit according to claim 7 , further comprising: a second transistor including a main current path connected to the main current path of the first transistor in parallel and that supplies an output current to a load; and a switch that switches a connection point of one input terminal of the voltage/current conversion circuit between a drain of the first transistor and a drain of the second transistor. 12. The signal processing circuit according to claim 8 , further comprising: a second transistor including a main current path connected to the main current path of the first transistor in parallel and that supplies an output current to a load; and a switch that switches a connection point of one input terminal of the voltage/current conversion circuit between a drain of the first transistor and a drain of the second transistor. 13. The signal processing circuit according to claim 9 , further comprising: a second transistor including a main current path connected to the main current path of the first transistor in parallel and that supplies an output current to a load; and a switch that switches a connection point of one input terminal of the voltage/current conversion circuit between a drain of the first transistor and a drain of the second transistor. 14. The signal processing circuit according to claim 10 , further comprising: a second transistor including a main current path connected to the main current path of the f
the characteristic being amplitude · CPC title
Circuitry to compensate the offset being present in an amplifier · CPC title
in amplifiers having semiconductor devices · CPC title
being an amplifying element · CPC title
Isolators · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.