Liquid crystal display device
US-2018059459-A1 · Mar 1, 2018 · US
US12237422B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12237422-B2 |
| Application number | US-202117765238-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 20, 2021 |
| Priority date | Jun 24, 2020 |
| Publication date | Feb 25, 2025 |
| Grant date | Feb 25, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A thin film transistor, including: at least one active layer pattern including a first conductive pattern, a second conductive pattern, and a semiconductor pattern; a gate on a side of the active layer pattern; a first electrode and a second electrode on a side of the gate away from the active layer pattern, and respectively electrically connected with the first conductive pattern and the second conductive pattern, a conductive shielding pattern is provided corresponding to the semiconductor pattern in at least one active layer pattern, the conductive shielding pattern is on a side of the semiconductor pattern away from the gate and is electrically connected with the first electrode, and a buffer layer is between the conductive shielding pattern and the semiconductor pattern; an orthographic projection of the conductive shielding pattern on a plane where the semiconductor pattern corresponding thereto is located at least partially covers the semiconductor pattern corresponding.
Opening claim text (preview).
The invention claimed is: 1. A thin film transistor, comprising: at least one active layer pattern, the at least one active layer pattern comprises a first conductive pattern, a second conductive pattern, and a semiconductor pattern located between the first conductive pattern and the second conductive pattern; a gate located on a side of the at least one active layer pattern and insulated from the at least one active layer pattern; a first electrode and a second electrode, which are located on a side of the gate away from the at least one active layer pattern, and are respectively electrically connected with the first conductive pattern and the second conductive pattern; a conductive shielding pattern is provided corresponding to the semiconductor pattern in the at least one active layer pattern, the conductive shielding pattern is located on a side of the semiconductor pattern away from the gate and is electrically connected with the first electrode, and a buffer layer is arranged between the conductive shielding pattern and the semiconductor pattern; an orthographic projection of the conductive shielding pattern on a plane where the semiconductor pattern corresponding to the conductive shielding pattern is located at least partially covers the semiconductor pattern corresponding to the conductive shielding pattern, wherein the at least one active layer pattern includes a plurality of active layer patterns, and the plurality of active layer patterns are arranged in a first preset direction; the gate, the first electrode, and the second electrode each extend along the first preset direction, the first electrode is electrically connected to first conductive patterns of the plurality of active layer patterns, and the second electrode is electrically connected to second conductive patterns of the plurality of active layer patterns. 2. The thin film transistor of claim 1 , wherein the orthographic projection of the conductive shielding pattern on the plane where the semiconductor pattern corresponding to the conductive shielding pattern is located completely covers the semiconductor pattern corresponding to the conductive shielding pattern. 3. The thin film transistor of claim 1 , wherein the orthographic projection of the conductive shielding pattern on the plane where the semiconductor pattern corresponding to the conductive shielding pattern is located further covers at least part of regions of the second conductive pattern to which the semiconductor pattern corresponding to the conductive shielding pattern is connected. 4. The thin film transistor of claim 1 , wherein the conductive shielding pattern includes a conductive and light-shielding material. 5. The thin film transistor of claim 4 , wherein the conductive and light-shielding material comprises a metal material. 6. The thin film transistor of claim 1 , wherein the first conductive pattern connected with the semiconductor pattern which is provided with the conductive shielding pattern corresponding thereto is connected to the conductive shielding pattern through a via hole in the buffer layer. 7. The thin film transistor of claim 1 , wherein the first electrode, the second electrode, and the gate each are a comb-shaped electrode; the first electrode comprises a plurality of first comb-tooth portions arranged along a second preset direction and a first connecting portion connected with first ends of the first comb-tooth portions, the second electrode comprises a plurality of second comb-tooth portions arranged along the second preset direction and a second connecting portion connected with second ends of the second comb-tooth portions, the gate comprises a plurality of third comb-tooth portions arranged along the second preset direction and a third connecting portion connected with second ends of the third comb-tooth portions, the first comb-tooth portions, the second comb-tooth portions and the third comb-tooth portions each extend along a third preset direction; the first comb-tooth portions and the second comb-tooth portions are alternately arranged in the second preset direction, any pair of the first comb-tooth portion and the second comb-tooth portion, which are adjacent to each other, defines a corresponding active layer pattern arrangement area, one of the third comb-tooth portions and multiple active layer patterns arranged along the second preset direction are provided in each active layer pattern arrangement area, the first conductive patterns in the plurality of active layer patterns are connected with the first comb-tooth portion corresponding thereto, and the second conductive patterns in the plurality of active layer patterns are connected with the second comb-tooth portion corresponding thereto. 8. The thin film transistor of claim 1 , wherein the semiconductor pattern in each of the plurality of active layer patterns is provided with the conductive shielding pattern corresponding thereto. 9. The thin film transistor of claim 8 , wherein conductive shielding patterns provided corresponding to semiconductor patterns of the plurality of active layer patterns are connected into one piece. 10. A shift register, comprising: the thin film transistor of claim 1 . 11. The shift register of claim 10 , comprising: a constant voltage supply transistor, a control electrode of the constant voltage supply transistor is electrically connected with a control signal terminal, a first electrode of the constant voltage supply transistor is connected with a constant voltage signal input terminal, and a second electrode of the constant voltage supply transistor is connected with a signal-to-be-supplied terminal; where the constant voltage supply transistor employs the thin film transistor. 12. A gate driving circuit, comprising: the shift register of claim 10 . 13. The thin film transistor of claim 2 , wherein the semiconductor pattern in each of the plurality of active layer patterns is provided with the conductive shielding pattern corresponding thereto. 14. The thin film transistor of claim 3 , wherein the semiconductor pattern in each of the plurality of active layer patterns is provided with the conductive shielding pattern corresponding thereto. 15. The thin film transistor of claim 4 , wherein the semiconductor pattern in each of the plurality of active layer patterns is provided with the conductive shielding pattern corresponding thereto. 16. The thin film transistor of claim 6 , wherein the semiconductor pattern in each of the plurality of active layer patterns is provided with the conductive shielding pattern corresponding thereto. 17. The thin film transistor of claim 1 , wherein conductive shielding patterns provided corresponding to semiconductor patterns of the plurality of active layer patterns are connected into one piece. 18. A method of manufacturing a thin film transistor, the thin film transistor comprises: at least one active layer pattern, the at least one active layer pattern comprises a first conductive pattern, a second conductive pattern, and a semiconductor pattern located between the first conductive pattern and the second conductive pattern; a gate located on a side of the at least one active layer pattern and insulated from the at least one active layer pattern; a first electrode and a second electrode, which are located on a side of the gate away from the at least one active layer pattern, and are respectively electrically connected with the first conductive pattern and the second conductive pattern; a conductive shielding pattern is provided corresponding to the semiconductor patte
protecting against electromagnetic or particle radiation, e.g. light, X-rays, gamma-rays or electrons · CPC title
of thin-film transistors [TFT] · CPC title
using semiconductor elements (G11C19/14, G11C19/36 take precedence) · CPC title
having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device · CPC title
having light shields · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.