Organic light-emitting diode (OLED) display
US-9178002-B2 · Nov 3, 2015 · US
US12225790B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12225790-B2 |
| Application number | US-202217946043-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 16, 2022 |
| Priority date | Aug 13, 2015 |
| Publication date | Feb 11, 2025 |
| Grant date | Feb 11, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display device includes: a substrate; a semiconductor layer; a gate electrode overlapping the semiconductor layer; a common voltage line disposed on a same layer as the gate electrode; a common voltage line anti-oxidation layer disposed on the common voltage line; an interlayer insulating layer; source and drain electrodes disposed on the interlayer insulating layer; and a common voltage applying electrode disposed on a same layer as the source electrode and the drain electrode. The common voltage applying electrode is connected to the common voltage line through a first contact hole formed in the interlayer insulating layer, the common voltage line anti-oxidation layer includes an opening overlapping the common voltage line, the interlayer insulating layer is disposed in the opening, a width of the opening is smaller than a width of the common voltage line, and the first contact hole is disposed in the opening in a plan view.
Opening claim text (preview).
What is claimed is: 1. A display device, comprising: a substrate; a semiconductor layer disposed on the substrate; a gate electrode overlapping the semiconductor layer; a voltage line disposed on the substrate and on a same layer as the gate electrode; a gate electrode anti-oxidation layer disposed on the gate electrode; a voltage line anti-oxidation layer disposed on the voltage line; a first insulating layer disposed on the semiconductor layer, the gate electrode, the voltage line, the gate electrode anti-oxidation layer, and the voltage line anti-oxidation layer; a source electrode and a drain electrode disposed on the first insulating layer; a voltage applying electrode disposed on the first insulating layer; a second insulating layer disposed on the source electrode and the drain electrode; a pixel electrode disposed on the second insulating layer and connected to the drain electrode; a third insulating layer disposed on an edge of the pixel electrode and exposing the pixel electrode; an organic emission layer disposed on the exposed pixel electrode; and a common electrode disposed on the organic emission layer and the third insulating layer, wherein: the voltage applying electrode is connected to the voltage line through a first contact hole formed in the first insulating layer, the first insulating layer is disposed between the voltage line anti-oxidation layer and the voltage applying electrode. 2. The display device of claim 1 , wherein: the gate electrode and the voltage line comprise at least one material selected from a group consisting of silver (Ag), magnesium (Mg), aluminum (Al), platinum (Pt), palladium (Pd), gold (Au), nickel (Ni), neodymium (Nd), iridium (Ir), chromium (Cr), lithium (Li), calcium (Ca), molybdenum (Mo), titanium (Ti), tungsten (W), molybdenum tungsten (MoW), and copper (Cu); and the gate electrode anti-oxidation layer and the voltage line anti-oxidation layer comprise a transparent conductive material. 3. The display device of claim 2 , wherein: the gate electrode and the voltage line comprise a first layer comprising aluminum (Al), and a second layer disposed on the first layer and comprising molybdenum (Mo); and the gate electrode anti-oxidation layer and the voltage line anti-oxidation layer comprise indium tin oxide (ITO). 4. The display device of claim 1 , wherein: the second insulating layer is disposed between the first insulating layer and the third insulating layer. 5. The display device of claim 1 , wherein the second insulating layer and the third insulating layer comprise a second contact hole exposing a portion of the voltage applying electrode. 6. The display device of claim 5 , wherein the common electrode is connected to the voltage applying electrode through the second contact hole. 7. The display device of claim 6 , wherein the voltage line is configured to supply a common voltage. 8. The display device of claim 7 , wherein the voltage line is connected to the common electrode through the voltage applying electrode. 9. The display device of claim 1 , further comprising a capacitor including a first capacitive plate and a second capacitive plate with the first insulating layer disposed therebetween. 10. The display device of claim 9 , wherein: the first capacitive plate is disposed on the same layer as the gate electrode; and the second capacitive plate is disposed on the same layer as the source electrode and the drain electrode. 11. The display device of claim 1 , wherein: the voltage line anti-oxidation layer has a first surface facing the voltage line and a second surface opposing the first surface, the second surface of the voltage line anti-oxidation layer facing the first insulating layer without contacting the voltage applying electrode, and an opening overlapping the voltage line. 12. The display device of claim 11 , wherein: the first insulating layer is disposed in the opening; a width of the opening is smaller than a width of the voltage line; and the first contact hole is disposed in the opening in a plan view. 13. The display device of claim 12 , wherein the first insulating layer contacts the second surface of the voltage line anti-oxidation layer, inner side surface of the voltage line anti-oxidation layer, and outer side surface of the voltage line anti-oxidation layer. 14. The display device of claim 12 , wherein the second surface of the voltage line anti-oxidation layer is substantially entirely covered by the first insulating layer.
Vertical spacers, e.g. arranged between the sealing arrangement and the OLED · CPC title
Interconnections, e.g. wiring lines or terminals · CPC title
Insulating layers formed between TFT elements and OLED elements · CPC title
integrated with passive devices, e.g. auxiliary capacitors · CPC title
Interconnections, e.g. scanning lines · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.