Display substrate, preparation method thereof, and display apparatus

US12223891B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12223891-B2
Application numberUS-202218016870-A
CountryUS
Kind codeB2
Filing dateFeb 22, 2022
Priority dateFeb 22, 2022
Publication dateFeb 11, 2025
Grant dateFeb 11, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display substrate includes a first wiring region ( 110 ) and a second wiring region ( 120 ), wherein the first wiring region ( 110 ) is provided with at least one first wiring ( 71 ) and a light emitting device, the second wiring region ( 120 ) is provided with at least one second wiring ( 72 ) and a light emitting device, and the light emitting device at least includes an anode ( 90 ). The first wiring region ( 110 ) further includes at least one first compensation line ( 81 ), an orthographic projection of the at least one anode ( 90 ) in the plane of the display substrate at least partially overlaps with an orthographic projection of the first compensation line ( 81 ) in the plane of the display substrate.

First claim

Opening claim text (preview).

The invention claimed is: 1. A display substrate, which comprises a display region and a bonding region located on one side of the display region, the display region at least comprising a first wiring region and a second wiring region, wherein the first wiring region is provided with at least one first wiring and at least one light emitting device, the second wiring region is provided with at least one second wiring and at least one light emitting device, and the at least one light emitting device in the first region and the at least one light emitting device in the second region both comprise an anode; a first terminal of the at least one first wiring is connected with a bonding lead line of the bonding region, a second terminal of the at least one first wiring is connected with a first terminal of the at least one second wiring after extending along a second direction, and a second terminal of the at least one second wiring is connected with data signal line of the display region after extending along a first direction, wherein the first direction crosses the second direction; and the first wiring region further comprises at least one first compensation line extending along the first direction, an orthographic projection of at least one anode in a plane of the display substrate overlaps at least partially with an orthographic projection of the at least one first compensation line in the plane of the display substrate, and/or, the second wiring region further comprises at least one second compensation line extending along the second direction, and an orthographic projection of at least one anode in the plane of the display substrate overlaps at least partially with an orthographic projection of the at least one second compensation line in the plane of the display substrate. 2. The display substrate according to claim 1 , wherein an orthographic projection of at least one anode in the plane of the display substrate at least partially overlaps an orthographic projection of the at least one first wiring in the plane of the display substrate. 3. The display substrate according to claim 2 , wherein in the first wiring region, an orthographic projection of at least one anode in the plane of the display substrate overlaps at least partially with an orthographic projection of a1 first wirings in the plane of the display substrate, in the second wiring region, an orthographic projection of at least one anode in the plane of the display substrate overlaps at least partially with an orthographic projection of a2 second compensation lines in the plane of the display substrate, wherein a1=a2, a1 is a number of the first wirings, a2 is a number of the second compensation lines. 4. The display substrate according to claim 1 , wherein the second wiring region further comprises at least one dummy line extending along the first direction and located between adjacent second wirings, an orthographic projection of at least one anode in the plane of the display substrate overlaps at least partially with an orthographic projection of the at least one dummy line in the plane of the display substrate; wherein potentials of the at least one first wiring and the at least one second compensation line are different. 5. The display substrate according to claim 4 , wherein in the first wiring region, an orthographic projection of at least one anode in the plane of the display substrate overlaps at least partially with an orthographic projection of b1 first compensation lines in the plane of the display substrate, in the second wiring region, an orthographic projection of at least one anode in the plane of the display substrate overlaps at least partially with an orthographic projection of b2 second dummy lines in the plane of the display substrate, wherein b1=b2, b1 is a number of the first compensation lines, b2 is a number of the second dummy lines. 6. The display substrate according to claim 4 , wherein a first terminal of the at least one second compensation line is connected to the at least one dummy line, and a second terminal of the at least one second compensation line extends in the second direction in a direction away from the at least one dummy line. 7. The display substrate according to claim 4 , wherein the display region further comprises a first power supply line, and at least one dummy line is connected to the first power supply line through a power supply via hole; wherein an orthographic projection of at least one anode in the plane of the display substrate does not overlap with an orthographic projection of the power supply via hole in the plane of the display substrate. 8. The display substrate according to claim 1 , wherein the at least one second wiring comprises a wiring main body part and an adapter part, a first terminal of the wiring main body part is connected to the second terminal of the at least one first wiring, the wiring main body part extends along the first direction, a first terminal of the adapter part is connected to the wiring main body part, and a second terminal of the adapter part is connected to the data signal line through a lead via hole. 9. The display substrate according to claim 8 , wherein the adapter part is located between adjacent second compensation lines; wherein an orthographic projection of at least one anode in the plane of the display substrate does not overlap with an orthographic projection of the lead via hole in the plane of the display substrate. 10. The display substrate according to claim 8 , wherein at least one anode is connected to an anode connection electrode through an anode via hole, the anode connection electrode is located on one side of the wiring main body part in the second direction, and the adapter part is located on one side of the wiring main body part in an opposite direction of the second direction. 11. The display substrate according to claim 10 , wherein the anode via hole is located on one side of the wiring main body part in the second direction, and the lead via hole is located on one side of the wiring main body part in the opposite direction of the second direction. 12. The display substrate according to claim 10 , wherein at least one anode comprises an anode body part and an anode connection part connected to each other, the anode connection part is connected to the anode connection electrode through the anode via hole; in the second direction, the at least one second compensation line has an extension length, and the anode body part has an anode extension length, that is greater than or equal to 0.5*the anode extension length. 13. The display substrate according to claim 1 , wherein in a plane perpendicular to the display substrate, the display substrate comprises a drive circuit layer disposed on a substrate and an emitting structure layer disposed on one side of the drive circuit layer away from the substrate; the drive circuit layer comprises a plurality of conductive layers, and the data signal line is disposed in different conductive layers from the at least one first wiring and the at least one second wiring, and the at least one second wiring is connected to the data signal line through a via hole. 14. The display substrate according to claim 13 , wherein the at least one first wiring, the at least one second wiring, the at least one first compensation line, and the at least one second compensation line are arranged on a same layer. 15. The display substrate according to claim 13 , wherein the plurality of conductive layers comprise at least a first conductive layer, a second conductive layer, a third conductive layer, a fourth conductive layer, a fifth c

Assignees

Inventors

Classifications

  • H10K71/60Primary

    Forming conductive regions or layers, e.g. electrodes · CPC title

  • Improving the luminance or brightness uniformity across the screen · CPC title

  • Layout of electrodes and connections · CPC title

  • Integration of the drivers onto the display substrate · CPC title

  • Details of timing specific for flat panels, other than clock recovery · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12223891B2 cover?
A display substrate includes a first wiring region ( 110 ) and a second wiring region ( 120 ), wherein the first wiring region ( 110 ) is provided with at least one first wiring ( 71 ) and a light emitting device, the second wiring region ( 120 ) is provided with at least one second wiring ( 72 ) and a light emitting device, and the light emitting device at least includes an anode ( 90 ). The f…
Who is the assignee on this patent?
Chengdu Boe Optoelect Tech Co, Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10K71/60. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 11 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).