Optical sensor, method of manufacturing the same, and display device including the same
US-2021029318-A1 · Jan 28, 2021 · US
US12169978B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12169978-B2 |
| Application number | US-202118038093-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 27, 2021 |
| Priority date | May 27, 2021 |
| Publication date | Dec 17, 2024 |
| Grant date | Dec 17, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Provided in the present disclosure are a print recognition module and a display apparatus. The print recognition module includes: a base substrate; a driving circuit layer located on one side of the base substrate and including a plurality of driving transistors arranged in an array; a first insulating layer located on the side of the driving circuit layer that is away from the base substrate and including a plurality of first via holes running through the thickness thereof; a connecting electrode layer located on the side of the first insulating layer that is away from the driving circuit layer and including a plurality of connecting electrodes which are in one-to-one correspondence with first electrodes of the driving transistors; and a plurality of photoelectric conversion portions located on the side of the connecting electrode layer that is away from the first insulating layer.
Opening claim text (preview).
What is claimed is: 1. A print recognition module, comprising: a base substrate; a driving circuit layer on a side of the base substrate, wherein the driving circuit layer comprises a plurality of driving transistors arranged in an array; a first insulating layer on a side, facing away from the base substrate, of the driving circuit layer; wherein the first insulating layer comprises a plurality of first via holes running through a thickness of the first insulating layer; a connecting electrode layer on a side, facing away from the driving circuit layer, of the first insulating layer; wherein the connecting electrode layer comprises a plurality of connecting electrodes which are in one-to-one correspondence with first electrodes of plurality of the driving transistors, and the plurality of connecting electrodes are electrically connected to the first electrodes of the plurality of driving transistors through the plurality of first via holes; and a plurality of photoelectric conversion portions on a side, facing away from the first insulating layer, of the connecting electrode layer; wherein the plurality of photoelectric conversion portions are in correspondence with the plurality of connecting electrodes; orthographic projections of the plurality of photoelectric conversion portions on the base substrate fall within orthographic projections of the plurality of connecting electrodes on the base substrate; and surfaces of sides, close to the base substrate, of the plurality of photoelectric conversion portions all come into contact with the plurality of connecting electrodes; wherein orthographic projections of the first electrodes of the plurality of driving transistors on the base substrate cover the orthographic projections of the plurality of connecting electrodes on the base substrate; wherein the first electrodes of the plurality of driving transistors comprise: first parts and second parts connected with the first parts; wherein the orthographic projections of the plurality of connecting electrodes on the base substrate fall within orthographic projections of the first parts on the base substrate; patterns of the orthographic projections of the plurality of connecting electrodes on the base substrate are similar to patterns of the orthographic projections of the first parts on the base substrate; and the orthographic projections of the plurality of connecting electrodes on the base substrate do not mutually overlap orthographic projections of the second parts on the base substrate. 2. The print recognition module according to claim 1 , wherein the patterns of the orthographic projections of the plurality of connecting electrodes on the base substrate are each a rectangle with a missing corner. 3. The print recognition module according to claim 1 , wherein patterns of the orthographic projections of the plurality of photoelectric conversion portions on the base substrate are similar to the patterns of the orthographic projections of the plurality of connecting electrodes on the base substrate. 4. The print recognition module according to claim 1 , wherein orthographic projections of the plurality of first via holes on the base substrate fall within the orthographic projections of the plurality of photoelectric conversion portions on the base substrate. 5. The print recognition module according to claim 4 , wherein patterns of the orthographic projections of the plurality of first via holes on the base substrate are similar to patterns of the orthographic projections of the plurality of photoelectric conversion portions on the base substrate. 6. The print recognition module according to claim 5 , wherein a ratio of an area of the patterns of the orthographic projections of the plurality of first via holes on the base substrate to an area of the patterns of the orthographic projections of the plurality of photoelectric conversion portions on the base substrate ranges from 0.6:1 to 1:1. 7. The print recognition module according to claim 1 , wherein the driving circuit layer specifically comprises: a first conductive layer, comprising control electrodes of the plurality of driving transistors and a plurality of scanning signal lines; a gate insulating layer on a side, facing away from the base substrate, of the first conductive layer; an active layer on a side, facing away from the first conductive layer, of the gate insulating layer; and a second conductive layer on a side, facing away from the gate insulating layer, of the active layer; wherein the second conductive layer comprises: the first electrodes and second electrodes of the plurality of driving transistors, and a plurality of data signal lines; wherein the plurality of data signal lines and the plurality of scanning signal lines cross each other to divide into a plurality of print recognition units; the first electrode of each of the plurality of driving transistors is located in a corresponding print recognition unit; a minimum distance between an edge of an orthographic projection of the first electrode of each of the plurality of driving transistors on the base substrate and an edge of an orthographic projection of a corresponding scanning signal line on the base substrate is greater than or equal to 3 microns and less than or equal to 5 microns; and a minimum distance between an edge of the orthographic projection of the first electrode of the each driving transistor on the base substrate and an edge of an orthographic projection of a corresponding data signal line on the base substrate is greater than or equal to 3 microns and less than or equal to 5 microns. 8. The print recognition module according to claim 7 , wherein a minimum distance between an edge of the orthographic projection of each of the plurality of connecting electrodes on the base substrate and an edge of an orthographic projection of a corresponding scanning signal line on the base substrate is greater than or equal to 8 microns and less than or equal to 10 microns; and a minimum distance between an edge of the orthographic projection of the each connecting electrode on the base substrate and an edge of an orthographic projection of a corresponding data signal line on the base substrate is greater than or equal to 8 microns and less than or equal to 10 microns. 9. The print recognition module according to claim 7 , wherein in each of the plurality of print recognition units, the first via hole and the driving transistor are arranged oppositely in an extension direction of a diagonal line of the print recognition unit. 10. The print recognition module according to claim 7 , wherein in each of the plurality of print recognition units, the first via hole and the driving transistor are arranged oppositely in an extension direction of the plurality of scanning signal lines. 11. The print recognition module according to claim 9 , wherein a ratio of an area of orthographic projections of the plurality of first via holes on the base substrate to an area of the orthographic projections of the plurality of photoelectric conversion portions on the base substrate ranges from 0.005:1 to 0.05:1. 12. The print recognition module according to claim 1 , wherein a ratio of an area of the orthographic projections of the plurality of connecting electrodes on the base substrate to an area of orthographic projections of the first electrodes of the plurality of driving transistors on the base substrate is 0.6:1 to 1:1. 13. The print recognition module according to claim 1 , wherein a ratio of an area of the orthographic projections of the plurality of photoelectric conversion portions on the base substrate to an area of the orthographic
Contact-type image sensors [CIS] · CPC title
Protecting the fingerprint sensor against damage caused by the finger · CPC title
relating to texture · CPC title
using electro-optical elements or layers, e.g. electroluminescent sensing · CPC title
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.