Method and device for log structured merge-tree based key-value data storage

US12153802B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12153802-B2
Application numberUS-202318177985-A
CountryUS
Kind codeB2
Filing dateMar 3, 2023
Priority dateDec 12, 2022
Publication dateNov 26, 2024
Grant dateNov 26, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A log-structured merge-tree (LSM-Tree) based key-value (KV) data storage method includes writing KV data into a NAND flash memory. The KV data includes a key-value pair including a key and a corresponding value. The KV data is stored in a key-value solid state drive (KVSSD), which includes a storage class memory (SCM) and the NAND flash memory. The method further includes storing metadata of the KV data in the SCM. The metadata of the KV data includes the key and index information of the corresponding value of the KV data, and the index information of the corresponding value of the KV data indicates address information of the KV data in the NAND flash memory.

First claim

Opening claim text (preview).

What is claimed is: 1. A log-structured merge-tree (LSM-Tree) based key-value (KV) data storage method, the method comprising: writing KV data into a NAND flash memory, wherein the KV data comprises a key-value pair including a key and a corresponding value, the KV data is stored in a key-value solid state drive (KVSSD), and the KVSSD comprises a storage class memory (SCM) and the NAND flash memory; and storing metadata of the KV data in the SCM, wherein the metadata of the KV data comprises the key and index information of the corresponding value of the KV data, and the index information of the corresponding value of the KV data indicates address information of the KV data in the NAND flash memory. 2. The method of data storage according to claim 1 , further comprising: creating index information of the metadata in a level list stored in a dynamic random access memory (DRAM) included in the KVSSD based on the metadata, wherein the index information of the metadata indicates address information of the metadata in the SCM. 3. The method of data storage according to claim 2 , further comprising: reconstructing the level list comprising the index information of the metadata in the DRAM based on the metadata stored in the SCM, after an abnormal power failure and restart of a storage device. 4. The method of data storage according to claim 1 , wherein a portion of the SCM is configured as a cache, and the method further comprises storing KV data satisfying a cache condition in the cache. 5. A system to which a key-value solid state drive (KVSSD) is applied, comprising: a main processor; a memory; and the KVSSD, wherein the KVSSD is configured to perform the method of data storage according to claim 1 . 6. A key-value (KV) solid state drive (KVSSD), comprising: a storage class memory (SCM); and a NAND flash memory, wherein the KVSSD is configured to store KV data based on a log-structured merge-tree (LSM-Tree), and the KV data comprises a key-value pair including a key and a corresponding value, wherein the SCM is configured to store metadata of the KV data, wherein the metadata of the KV data comprises the key and index information of the corresponding value of the KV data, and the index information of the corresponding value of the KV data indicates address information of the KV data in the NAND flash memory, wherein the NAND flash memory is configured to store the KV data. 7. The KVSSD according to claim 6 , wherein the KVSSD further comprises a dynamic random access memory (DRAM), and the DRAM is configured to store a level list comprising index information of the metadata, the index information of the metadata indicating address information of the metadata in the SCM. 8. The KVSSD according to claim 7 , wherein the index information of the metadata in the level list is reconstructed in the DRAM based on the metadata stored in the SCM, after an abnormal power failure and restart of a storage device. 9. The KVSSD according to claim 6 , wherein a portion of a storage area of the SCM is configured as a cache, and storing KV data satisfying a cache condition in the cache.

Assignees

Inventors

Classifications

  • Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP] · CPC title

  • Command handling arrangements, e.g. command buffers, queues, command scheduling · CPC title

  • Trees, e.g. B+trees · CPC title

  • Temporary buffering, e.g. using volatile buffer or dedicated buffer blocks · CPC title

  • Metadata, control data · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12153802B2 cover?
A log-structured merge-tree (LSM-Tree) based key-value (KV) data storage method includes writing KV data into a NAND flash memory. The KV data includes a key-value pair including a key and a corresponding value. The KV data is stored in a key-value solid state drive (KVSSD), which includes a storage class memory (SCM) and the NAND flash memory. The method further includes storing metadata of th…
Who is the assignee on this patent?
Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification G06F3/0619. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Nov 26 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).