Array substrate, display apparatus and drive method therefor
US-2021408060-A1 · Dec 30, 2021 · US
US12153315B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12153315-B2 |
| Application number | US-202117600392-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 26, 2021 |
| Priority date | Aug 18, 2021 |
| Publication date | Nov 26, 2024 |
| Grant date | Nov 26, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display panel and an array substrate thereof, which include a plurality of sub-pixel groups arranged in a matrix on the array substrate. Each sub-pixel group includes a plurality of sub-pixels arranged along rows and columns. Two adjacent sub-pixels in the same row have different colors, and two adjacent sub-pixels in the same column have the same color. In two adjacent rows of sub-pixels, an odd-numbered column or an even-numbered column is set as a target column. Two sub-pixels of the target column in the sub-pixel group are electrically connected to two adjacent data lines located on both sides of the target column. Two sub-pixels in an adjacent column of the target column are electrically connected to two adjacent data lines located on both sides of the target column. Thus, a risk of crosstalk is effectively reduced.
Opening claim text (preview).
What is claimed is: 1. An array substrate, comprising: a plurality of scan lines; a plurality of data lines arranged cross with the plurality of scan lines, wherein two adjacent data lines are configured to have different voltage polarities; and a plurality of sub-pixel groups arranged in a matrix on the array substrate, wherein each sub-pixel group comprises a plurality of sub-pixels arranged along rows and columns, two adjacent sub-pixels in the same row are configured to have different colors, and two adjacent sub-pixels in the same column are configured to have the same color; in two rows of sub-pixels, an odd-numbered column or an even-numbered column is set as a target column, two sub-pixels of the target column in the sub-pixel group are electrically connected to two adjacent data lines located on both sides of the target column, and two sub-pixels in a column adjacent to the target column are electrically connected to two adjacent data lines located on both sides of the target column; wherein two adjacent sub-pixels along a row and a column are configured to have different voltage polarities; and in the sub-pixels in the same column of the sub-pixel group, two adjacent sub-pixels are electrically connected to two adjacent data lines on both sides of the target column from an end far away from the scan line or an end close to the scan line; wherein two scan lines are provided between two adjacent rows of sub-pixels, and two adjacent sub-pixels in the same row are respectively configured with two scan lines on both sides of the two adjacent sub-pixels in the same row; wherein continuous plurality of sub-pixels in the same row of the sub-pixel group comprise one sub-pixel in a middle of the same row and two sub-pixels on both sides of the same row, a conductive wire electrically connected to the one sub-pixel in the middle crosses one of the data lines, and the conductive wire crossing the one of the data lines and a conductive wire electrically connected to the two sub-pixels on the both sides are away from each other along a direction in which the data lines extend. 2. The array substrate according to claim 1 , wherein in two adjacent sub-pixels in a column adjacent to the target column, one sub-pixel extends to form a conductive line that crosses one of two adjacent data lines on both sides of the target column and is electrically connected to the other data line, and the other sub-pixel is electrically connected to one data line that is crossed over. 3. The array substrate according to claim 2 , wherein in two adjacent sub-pixels in a column adjacent to the target column, one sub-pixel extends from one end close to the scan line to form a right-angle turning wire, spans one of two adjacent data lines on both sides of the target column and is electrically connected to the other data line. 4. The array substrate according to claim 1 , wherein two adjacent sub-pixels in the same column of the sub-pixel group extend from an end close to the scan line to form a right-angle turning wire to be electrically connected to the data line. 5. The array substrate according to claim 1 , wherein two adjacent sub-pixels in the same column of the sub-pixel group extend from an end far away from the scan line to form a right-angle turning wire or an obtuse-angle turning wire to be electrically connected to the data line. 6. The array substrate according to claim 1 , wherein in the sub-pixels in the same row of the sub-pixel group, two adjacent sub-pixels are respectively electrically connected to two adjacent data lines on both sides of the target column from an end far away from the scan line and an end close to the scan line. 7. The array substrate according to claim 6 , wherein in two adjacent sub-pixels in the same row of the sub-pixel group, one sub-pixel extends to form a conductive line that crosses one of two adjacent data lines on both sides of the target column and is electrically connected to the other data line, and the other sub-pixel is electrically connected to one data line that is crossed over. 8. The array substrate according to claim 7 , wherein in two adjacent sub-pixels in the same row of the sub-pixel group, one sub-pixel extends from one end close to the scan line to form a right-angle turning wire, spans one of two adjacent data lines on both sides of the target column and is electrically connected to the other data line. 9. An array substrate, comprising: a plurality of scan lines; a plurality of data lines arranged cross with the plurality of scan lines, wherein two adjacent data lines are configured to have different voltage polarities; and a plurality of sub-pixel groups arranged in a matrix on the array substrate, wherein each sub-pixel group comprises a plurality of sub-pixels arranged along rows and columns, two adjacent sub-pixels in the same row are configured to have different colors, and two adjacent sub-pixels in the same column are configured to have the same color; in two rows of sub-pixels, an odd-numbered column or an even-numbered column is set as a target column, two sub-pixels of the target column in the sub-pixel group are electrically connected to two adjacent data lines located on both sides of the target column, and two sub-pixels in a column adjacent to the target column are electrically connected to two adjacent data lines located on both sides of the target column; wherein two scan lines are provided between two adjacent rows of sub-pixels, and two adjacent sub-pixels in the same row are respectively configured with two scan lines on both sides of the two adjacent sub-pixels in the same row; wherein continuous plurality of sub-pixels in the same row of the sub-pixel group comprise one sub-pixel in a middle of the same row and two sub-pixels on both sides of the same row, a conductive wire electrically connected to the one sub-pixel in the middle crosses one of the data lines, and the conductive wire crossing the one of the data lines and a conductive wire electrically connected to the two sub-pixels on the both sides are away from each other along a direction in which the data lines extend. 10. The array substrate according to claim 9 , wherein in the sub-pixels in the same column of the sub-pixel group, two adjacent sub-pixels are electrically connected to two adjacent data lines on both sides of the target column from an end far away from the scan line or an end close to the scan line. 11. The array substrate according to claim 10 , wherein in the two adjacent sub-pixels in a column adjacent to the target column, one sub-pixel extends to form a conductive line that crosses one of two adjacent data lines on both sides of the target column and is electrically connected to the other data line, and the other sub-pixel is electrically connected to one data line that is crossed over. 12. The array substrate according to claim 11 , wherein in two adjacent sub-pixels in a column adjacent to the target column, one sub-pixel extends from one end close to the scan line to form a right-angle turning wire, spans one of two adjacent data lines on both sides of the target column and is electrically connected to the other data line. 13. The array substrate according to claim 10 , wherein two adjacent sub-pixels in the same column of the sub-pixel group extend from an end close to the scan line to form a right-angle turning wire to be electrically connected to the data line. 14. The array substrate according to claim 10 , wherein two adjacent sub-pixels in the same column of the sub-pixel group extend from an end far away from the scan line to form a right-angle turning wire or an obtuse-angle turning wire to be electri
Repairing; Defects · CPC title
for displaying colours or for displaying grey scales with a specific pixel layout, e.g. using sub-pixels (display of colours in flat matrix panels other than liquid crystal displays G09G3/2003; grey scales specific for television H04N3/127) · CPC title
suitable for active matrices only · CPC title
Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display · CPC title
Details of drivers for counter electrodes, e.g. common electrodes for pixel capacitors or supplementary storage capacitors · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.