Systems and methods for monitoring high charge levels in rechargeable batteries

US12149106B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12149106-B2
Application numberUS-202418405408-A
CountryUS
Kind codeB2
Filing dateJan 5, 2024
Priority dateJan 22, 2021
Publication dateNov 19, 2024
Grant dateNov 19, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An indexed sequence of bits in a buffer is allocated for tracking a battery charging state. The indexed sequence of bits has a first number of bits. A battery voltage of a rechargeable battery is sampled at a sampling rate. For each sampled battery voltage, the battery voltage is compared with a voltage threshold. A next bit position in the indexed sequence of bits is identified. In accordance with a determination that a comparison result is true, a predefined first value is added to the next bit position. A second number of bits that are filled with the predefined first value is determined. A ratio between the second number and the first number is also determined. In accordance with a determination that the ratio exceeds a threshold step-down ratio, a battery charge voltage is stepped down. The rechargeable battery is charged to a step-down voltage.

First claim

Opening claim text (preview).

What is claimed is: 1. A battery charging method, comprising: maintaining a sequence of bits, the sequence of bits having one or more bits; sampling a battery voltage of a rechargeable battery at a sampling rate; for a respective sampled battery voltage: comparing the battery voltage with a voltage threshold; and in accordance with a determination that a comparison result is true, adding a predefined first value to the sequence of bits, the sequence of bits having two or more bits; determining, based on the two or more bits in the sequence of bits, a number of bits that comprise the predefined first value; determining a ratio between the number of bits that comprise the predefined first value and a number of bits in the two or more bits; and in accordance with a determination that the ratio exceeds a threshold, stepping down a battery charge voltage. 2. The method of claim 1 , further comprising: determining whether the rechargeable battery is connected to a charger source, wherein the predefined first value is added to the sequence of bits in accordance with a determination that the comparison result is true and that the rechargeable battery is connected to the charger source; and for the respective sampled battery voltage, in accordance with a determination that the rechargeable battery is not connected to the charger source, adding a predefined second value to the sequence of bits. 3. The method of claim 1 , further comprising: identifying, prior to adding the predefined first value, a next bit position in the sequence of bits; and in accordance with a determination that the sequence of bits have been fully filled, replacing a value maintained in an earliest bit position with the predefined first value. 4. The method of claim 1 , wherein the sequence of bits comprise an indexed sequence of bits. 5. The method of claim 1 , further comprising: for the respective sampled battery voltage, in accordance with a determination that the comparison result is false, adding a predefined second value in the sequence of bits. 6. The method of claim 5 , wherein the predefined first value is “1”, and the predefined second value is “0”. 7. The method of claim 1 , wherein the battery voltage is consecutively sampled at the sampling rate while the rechargeable battery is being charged. 8. The method of claim 1 , wherein the rechargeable battery is configured to be charged by a solar powered battery charger. 9. The method of claim 1 , wherein the determination that the comparison result is true comprises determining that the battery voltage is at least (a) greater than the voltage threshold or (b) equal to the voltage threshold. 10. The method of claim 1 , wherein: stepping down the battery charge voltage steps down the voltage to a step down voltage; and the voltage threshold is greater than the step-down voltage. 11. The method of claim 1 , wherein the voltage threshold includes a first voltage threshold, further comprising: in accordance with a determination that the rechargeable battery is disconnected from a charger source, stepping up the battery charge voltage from a step-down voltage to a full charge voltage, the full charge voltage being greater than the voltage threshold. 12. The method of claim 1 , wherein the sequence of bits corresponds to a sliding time window in which the battery voltage is sampled at the sampling rate, and the sliding time window covers a fixed length of time determined based on the sampling rate. 13. The method of claim 1 , wherein the rechargeable battery is integrated in an electronic device having one or more processors, the buffer storing the sequence of bits, and memory having instructions stored thereon. 14. The method of claim 13 , wherein one or more of the voltage threshold, step-down voltage, sampling rate, first number, and threshold step-down ratio are customized for the rechargeable battery based on at least one of a type, a location, or a time of year. 15. An electronic device, comprising: one or more processors; and memory having instructions stored thereon, which when executed by the one or more processors cause the processors to: maintain a sequence of bits, the sequence of bits having one or more of bits; sample a battery voltage of a rechargeable battery at a sampling rate; for a respective sampled battery voltage: compare the battery voltage with a voltage threshold; and in accordance with a determination that a comparison result is true, add a predefined first value to the sequence of bits; determine, based on the two or more bits in the sequence of bits, a number of bits that comprise the predefined first value; determine a ratio between the number of bits that comprise the predefined first value and a number of bits in the two or more bits; and in accordance with a determination that the ratio exceeds a threshold, step down a battery charge voltage. 16. The electronic device of claim 15 , wherein the instructions further cause the one or more processors to: determine whether the rechargeable battery is connected to a charger source, wherein the predefined first value is added to the sequence of bits in accordance with a determination that the comparison result is true and that the rechargeable battery is connected to the charger source; and for the respective sampled battery voltage, in accordance with a determination that the rechargeable battery is not connected to a charger source, add a predefined second value to the sequence of bits. 17. The electronic device of claim 15 , wherein the instructions further cause the one or more processors to: identify, prior to the addition of the predefined first value, a next bit position in the sequence of bits; and in accordance with a determination that the sequence of bits have been fully filled, replace a value maintained in an earliest bit position with the predefined first value. 18. The electronic device of claim 15 , wherein the sequence of bits comprise an indexed sequence of bits. 19. The electronic device of claim 15 , wherein the instructions further cause the one or more processors to: for the respective sampled battery voltage, in accordance with a determination that the comparison result is false, adding a predefined second value to the sequence of bits. 20. A non-transitory computer-readable medium, having instructions stored thereon, which when executed by one or more processors cause the processors to: maintain a sequence of bits, the sequence of bits having one or more bits; sample a battery voltage of a rechargeable battery at a sampling rate; for a respective sampled battery voltage: compare the battery voltage with a voltage threshold; and in accordance with a determination that a comparison result is true, add a predefined first value to the sequence of bits; determine, based on the two or more bits in the sequence of bits, a number of bits that comprise the predefined first value; determine a ratio between the number bits that comprise the predefined first value and a number of bits in the two or more bits; and in accordance with a determination that the ratio exceeds a threshold, step down a battery charge voltage.

Assignees

Inventors

Classifications

  • using battery or load disconnect circuits (H02J9/002 takes precedence) · CPC title

  • in response to battery voltage · CPC title

  • against overcharge · CPC title

  • H02J7/64Primary

    against overvoltage · CPC title

  • including monitoring or indicating arrangements · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12149106B2 cover?
An indexed sequence of bits in a buffer is allocated for tracking a battery charging state. The indexed sequence of bits has a first number of bits. A battery voltage of a rechargeable battery is sampled at a sampling rate. For each sampled battery voltage, the battery voltage is compared with a voltage threshold. A next bit position in the indexed sequence of bits is identified. In accordance …
Who is the assignee on this patent?
Google Llc
What technology area does this patent fall under?
Primary CPC classification H02J7/64. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 19 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).