System and method for restraining differential bias

US12149063B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12149063-B2
Application numberUS-202218046730-A
CountryUS
Kind codeB2
Filing dateOct 14, 2022
Priority dateSep 28, 2022
Publication dateNov 19, 2024
Grant dateNov 19, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Examples of the disclosure include a system for modifying a trip level of a circuit, the system comprising a protection device configured to activate responsive to a differential current exceeding the trip level, a first current transformer coupled to an input of the circuit, a second current transformer coupled to the output of the circuit, at least one measurement circuit coupled to the first current transformer and to the second current transformer, the at least one measurement circuit being configured to obtain a first current measurement from the first current transformer, obtain a second current measurement from the second current transformer, determine a bias current based on the first current measurement and the second current measurement, and modify the trip level of the protection device based on the bias current.

First claim

Opening claim text (preview).

What is claimed is: 1. A system for modifying a trip level of a circuit, the system comprising: a protection device configured to activate responsive to a differential current exceeding the trip level; a first current transformer coupled to an input of the circuit; a second current transformer coupled to the output of the circuit; at least one measurement circuit coupled to the first current transformer and to the second current transformer, the at least one measurement circuit being configured to obtain a first current measurement from the first current transformer, obtain a second current measurement from the second current transformer, determine a bias current based on the first current measurement and the second current measurement, and modify the trip level of the protection device by a bias value, the bias value being based on a maximum of the differential current, a previously determined bias value, and a multiple of a change in the bias current. 2. The system of claim 1 , wherein the trip level is increased responsive to the at least one measurement circuit determining that the differential current is non-zero and the bias current is decreasing. 3. The system of claim 1 , wherein modifying the trip level of the protection device includes adding the bias value to the trip level. 4. The system of claim 3 , wherein the bias value decays at an exponential rate based on a time constant that is greater than a system time constant. 5. The system of claim 1 , wherein the at least one measurement circuit further comprises: a first measurement block coupled to the first current transformer and configured to measure and sample a first current; a frequency tracking circuit coupled to the first measurement block and configured to track a frequency of the first current; and a differential function circuit coupled to the first measurement block and configured to calculate one or more of a differential current, the bias current, and a bias value. 6. The system of claim 5 , wherein the first measurement block further comprises: an anti-aliasing filter coupled to the first current transformer and configured to prevent quantization errors when obtaining the first current measurement; an analog-to-digital converter (ADC) coupled to the anti-aliasing filter and configured to sample and digitize the first current measurement; a digital filter coupled to the ADC and to the frequency tracking circuit and configured to compensate for a frequency response of at least the ADC; a tracking circuit coupled to the digital filter and to the frequency tracking circuit and configured to sample a frequency of the first current measurement; and a Fourier measurement circuit coupled to the tracking circuit and to the differential function circuit and configured to calculate Fourier values based on the first current measurement. 7. The system of claim 5 , further comprising a second measurement block coupled to the second current transformer, the frequency tracking circuit, and the differential function circuit. 8. The system of claim 1 , wherein the at least one measurement circuit is further configured to modify the trip level responsive to determining that a transformer coupled to the circuit is saturated. 9. The system of claim 8 , wherein the at least one measurement circuit is further configured to determine that the transformer is saturated based on the differential current. 10. The system of claim 9 , wherein the differential current is based on a sum of the first current measurement and the second current measurement. 11. The system of claim 9 , wherein the at least one measurement circuit is further configured to determine that the transformer is saturated based on a reduction in the bias current. 12. A method of modifying a trip level of a circuit, the method comprising: measuring an induced current from a current transformer to obtain an induced current measurement; converting the induced current measurement to a voltage; sampling the voltage to obtain voltage samples; calculating one or more Fourier values based on the voltage samples; calculating a bias current responsive to calculating the one or more Fourier values; calculating a differential current responsive to calculating the one or more Fourier values; determining if a transformer is experiencing saturation responsive to calculating the bias current and the differential current; and modifying a trip level of a protection device by a bias value responsive to determining the transformer is experiencing saturation, the bias value being based on a maximum of the differential current, a previously determined bias value, and a multiple of a change in the bias current. 13. The method of claim 12 , further comprising determining that the transformer is experiencing saturation based on the bias current. 14. The method of claim 12 , further comprising determining that the transformer is experiencing saturation based on the differential current. 15. The method of claim 12 , wherein modifying the trip level of the protection device includes adding the bias value to the trip level. 16. The method of claim 15 , wherein the bias value added to the trip level decays at an exponential rate based on a time constant that is greater than a system time constant. 17. The method of claim 12 , further comprising providing the voltage samples to an anti-aliasing filter to prevent a quantization error responsive to converting the induced current measurement to the voltage. 18. The method of claim 12 , wherein determining the differential current and determining the bias current are based on the Fourier values. 19. A non-transitory computer-readable medium storing thereon instructions configured to instruct at least one processor to: measure an induced current from a current transformer to obtain an induced current measurement; convert the induced current measurement to a voltage; sample the voltage to obtain voltage samples; calculate one or more Fourier values based on the voltage samples; calculate a bias current responsive to calculating the one or more Fourier values; calculate a differential current responsive to calculating the one or more Fourier values; determine if a transformer is experiencing saturation responsive to calculating the bias current and the differential current; and modify a trip level of a protection device by a bias value responsive to determining that the transformer is experiencing saturation, the bias value being based on a maximum of the differential current, a previously determined bias value, and a multiple of a change in the bias current. 20. The non-transitory computer-readable medium of claim 19 , the instructions further instructing the at least one processor to determine that the transformer is experiencing saturation based on the bias current. 21. The non-transitory computer-readable medium of claim 19 , the instructions further instructing the at least one processor to determine that the transformer is experiencing saturation based on the differential current. 22. The non-transitory computer-readable medium of claim 19 , the instructions further instructing the at least one processor to modify the trip level of the protection device by adding the bias value to the trip level. 23. The non-transitory computer-readable medium of claim 22 , wherein the bias value added to the trip level decays at an exponential rate based on a time constant that is greater than a s

Assignees

Inventors

Classifications

  • H02H3/283Primary

    and taking into account saturation of current transformers · CPC title

  • Calibration or setting of parameters · CPC title

  • taking into account saturation of current transformers · CPC title

  • H02H3/105Primary

    responsive to excess current and fault current to earth · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12149063B2 cover?
Examples of the disclosure include a system for modifying a trip level of a circuit, the system comprising a protection device configured to activate responsive to a differential current exceeding the trip level, a first current transformer coupled to an input of the circuit, a second current transformer coupled to the output of the circuit, at least one measurement circuit coupled to the first…
Who is the assignee on this patent?
Schneider Electric Australia Pty Ltd
What technology area does this patent fall under?
Primary CPC classification H02H3/283. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 19 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).