Pcie-based data transmission method and apparatus
US-2022358070-A1 · Nov 10, 2022 · US
US12147371B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12147371-B2 |
| Application number | US-202217870489-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 21, 2022 |
| Priority date | Jan 22, 2020 |
| Publication date | Nov 19, 2024 |
| Grant date | Nov 19, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A first node obtains a transaction layer packet (TLP); and the first node sends the TLP to a second node. The TLP includes data, a type field, and an extension header, and the type field and the extension header are used to indicate a data type of the data and one or more first attribute parameters corresponding to the data type.
Opening claim text (preview).
What is claimed is: 1. A Peripheral Component Interconnect Express (PCIe)-based data transmission method, wherein the PCIe-based data transmission method comprises: obtaining, by a first node, a transaction layer packet (TLP) comprising data, a type field, and an extension header, wherein the type field and the extension header indicate a data type of the data and indicate one or more first attribute parameters corresponding to the data type; and sending, to a second node, the TLP, wherein the first node is a first endpoint and the second node is a second endpoint, wherein the first node is a first endpoint and the second node is a first switching node, wherein the first node is a first switching node and the second node is a first endpoint, or wherein the first node is a first switching node and the second node is a second switching node. 2. The PCIe-based data transmission method of claim 1 , wherein the type field indicates the data type, and wherein the extension header indicates the one or more first attribute parameters. 3. The PCIe-based data transmission method of claim 1 , wherein the type field comprises a reserved value. 4. The PCIe-based data transmission method of claim 1 , wherein one or more bytes in a range from a byte 4 to a byte 11 or one or more bytes in a range from a byte 4 to a byte 15 in a TLP header indicate one or more second attribute parameters corresponding to the data type. 5. The PCIe-based data transmission method of claim 1 , wherein the data type comprises one or more of image, audio, control-type information, stream write (SWRITE), or security. 6. A Peripheral Component Interconnect Express (PCIe)-based data transmission apparatus comprising: one or more processors configured to obtain a transaction layer packet (TLP) comprising data, a type field, and an extension header, wherein the type field and the extension header indicate a data type of the data and indicate one or more first attribute parameters corresponding to the data type; and a communications interface coupled to the one or more processors and configured to send, to a second node, the TLP, wherein the first node is a first endpoint and the second node is a second endpoint, wherein the first node is the first endpoint and the second node is a first switching node, wherein the first node is the first switching node and the second node is the first endpoint, or wherein the first node is the first switching node and the second node is a second switching node. 7. The PCIe-based data transmission apparatus of claim 6 , wherein the type field indicates the data type, and wherein the extension header indicates the one or more first attribute parameters. 8. The PCIe-based data transmission apparatus of claim 6 , wherein the type field comprises a reserved value. 9. The PCIe-based data transmission apparatus of claim 6 , wherein one or more bytes in a range from a byte 4 to a byte 11 or one or more bytes in a range from a byte 4 to a byte 15 in a TLP header indicate one or more second attribute parameters corresponding to the data type. 10. The PCIe-based data transmission apparatus of claim 6 , wherein the data type is one or more of image, audio, control-type information, stream write (SWRITE), or security. 11. A Peripheral Component Interconnect Express (PCIe)-based data transmission apparatus comprising: a communications interface comprising a first node and configured to receive a first transaction layer packet (TLP) comprising data, a type field, and an extension header, wherein the type field and the extension header indicate a data type of the data and indicate one or more first attribute parameters corresponding to the data type; and one or more processors coupled to the communications interface and configured to send, by the first node, to a target node of the first TLP based on the first TLP, a second TLP comprising the data, wherein the first node is either an endpoint or a switching node. 12. The PCIe-based data transmission apparatus of claim 11 , wherein the type field indicates the data type, and wherein the extension header indicates the one or more first attribute parameters. 13. The PCIe-based data transmission apparatus of claim 11 , wherein the type field comprises a reserved value. 14. The PCIe-based data transmission apparatus of claim 11 , wherein one or more bytes in range from a byte 4 to a byte 11 or one or more bytes in a range from a byte 4 to a byte 15 in a first TLP header indicate one or more second attribute parameters corresponding to the data type. 15. The PCIe-based data transmission apparatus of claim 11 , wherein the data type is one or more of image, audio, control-type information, stream write (SWRITE), or security. 16. The PCIe-based data transmission method of claim 1 , wherein the TLP further comprises a 16-byte TLP header, and wherein one or more bytes in a range of byte 4 to byte 15 of the TLP header indicate one or more second attribute parameters corresponding to the data type. 17. The PCIe-based data transmission apparatus of claim 11 , wherein the target node is an endpoint. 18. The PCIe-based data transmission apparatus of claim 11 , wherein the target node is a switching node. 19. The PCIe-based data transmission apparatus of claim 11 , wherein the first TLP and the second TLP each further comprise a 16-byte TLP header, and wherein one or more bytes in a range of byte 4 to byte 15 of the TLP header indicate one or more second attribute parameters corresponding to the data type. 20. The PCIe-based data transmission apparatus of claim 6 , wherein the TLP further comprises a 16-byte TLP header, and wherein one or more bytes in a range of byte 4 to byte 15 of the TLP header indicate one or more second attribute parameters corresponding to the data type.
Address processing for routing · CPC title
PCI express · CPC title
using switching circuits, e.g. switching matrix, connection or expansion network (G06F13/4009 takes precedence) · CPC title
using an embedded synchronisation · CPC title
being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.