Microwave combiner and distributer for quantum signals using frequency-division multiplexing
US-2018091244-A1 · Mar 29, 2018 · US
US12132486B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12132486-B2 |
| Application number | US-202117225651-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 8, 2021 |
| Priority date | Apr 8, 2021 |
| Publication date | Oct 29, 2024 |
| Grant date | Oct 29, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A pulse generation circuit in a quantum controller operates synchronously with a pulse computation circuit. The pulse generation circuit generates a pulse associated with a quantum element operation. The pulse computation circuit is able to determine characteristics of a signal that is based on the pulse. These characteristics are used by the pulse generation circuit to modify the pulse.
Opening claim text (preview).
What is claimed is: 1. A system comprising: a pulse generation circuit configured to generate an outbound pulse associated with a quantum element operation; and a pulse computation circuit comprising a bus and a plurality of operational blocks, wherein: the pulse computation circuit is configured to execute a program while the pulse generation circuit generates the outbound pulse, the pulse computation circuit is configured to selectively dispatch one or more results from the plurality of operational blocks, the pulse generation circuit is operable to modify one or more parameters of the outbound pulse according to the one or more dispatched results, and the plurality of operational blocks comprises a time-tagger block configured to determine a number of threshold crossings in an input signal. 2. The system of claim 1 , wherein the plurality of operational blocks comprises a time-tagger block configured to determine a characteristic of an input signal. 3. The system of claim 2 , wherein the characteristic is an arrival time of a rising-edge of the input signal. 4. The system of claim 2 , wherein the characteristic is an arrival time of a falling-edge of the input signal. 5. The system of claim 1 , wherein the input signal is digitally sampled and interpolated. 6. The system of claim 1 , wherein the time-tagger block is configured to associate a timestamp to each of a plurality of threshold crossings of an input signals. 7. The system of claim 1 , wherein the plurality of operational blocks comprises a stack block configured to select a register vector from the bus. 8. The system of claim 1 , wherein the plurality of operational blocks comprises a stack block configured to perform a push operation associated with a deterministic latency. 9. The system of claim 1 , wherein the plurality of operational blocks comprises a stack block configured to perform a pull operation associated with a deterministic latency. 10. The system of claim 1 , wherein the plurality of operational blocks comprises a stack block configured to perform a peek operation associated with a deterministic latency. 11. A method comprising: generating, via a pulse generation circuit, an outbound pulse associated with a quantum element operation; executing a program in a pulse computation circuit, while the pulse generation circuit generates the outbound pulse, wherein the pulse computation circuit comprises a plurality of operational blocks and a bus, and wherein the plurality of operational blocks comprises a time-tagger block; selectively dispatching one or more results from one or more operational blocks of the pulse computation circuit; according to the one or more dispatched results, modifying, via the pulse generation circuit, one or more parameters of the outbound pulse; and determining, using the time-tagger block, a number of threshold crossings received. 12. The method of claim 11 , wherein the plurality of operational blocks comprises a time-tagger block, and wherein the method comprises determining, using the time-tagger block, a characteristic of an input signal. 13. The method of claim 12 , wherein the characteristic is an arrival time of a rising-edge of the input signal. 14. The method of claim 12 , wherein the characteristic is an arrival time of a falling-edge of the input signal. 15. The system of claim 11 , wherein the number of threshold crossings is determined according to an input signal that is digitally sampled and interpolated. 16. The method of claim 11 , wherein the plurality of operational blocks comprises a time-tagger block, and wherein the method comprises associating a timestamp to each of a plurality of threshold crossings. 17. The method of claim 11 , wherein the plurality of operational blocks comprises a stack block, and wherein the method comprises selecting a register vector from the bus. 18. The method of claim 11 , wherein the plurality of operational blocks comprises a stack block, and wherein the method comprises performing a push operation associated with a deterministic latency. 19. The method of claim 11 , wherein the plurality of operational blocks comprises a stack block, and wherein the method comprises performing a pull operation associated with a deterministic latency. 20. The method of claim 11 , wherein the plurality of operational blocks comprises a stack block, and wherein the method comprises performing a peek operation associated with a deterministic latency.
Quantum computing, i.e. information processing based on quantum-mechanical phenomena · CPC title
Monitoring patterns of pulse trains (indicating amplitude G01R19/00; indicating frequency G01R23/00; measuring characteristics of individual pulses G01R29/02) · CPC title
Physical realisations or architectures of quantum processors or components for manipulating qubits, e.g. qubit coupling or qubit control · CPC title
Models of quantum computing, e.g. quantum circuits or universal quantum computers · CPC title
by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding (H03K5/07 takes precedence; comparing one pulse with another H03K5/22; providing a determined threshold for switching H03K17/30) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.