Display device

US12112666B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12112666-B2
Application numberUS-202318228244-A
CountryUS
Kind codeB2
Filing dateJul 31, 2023
Priority dateDec 1, 2022
Publication dateOct 8, 2024
Grant dateOct 8, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display device includes: a substrate including a display area, a peripheral area surrounding the display area, a hole area positioned inside the display area, and a pad area; a crack detection line including a first part in the pad area and extending to the peripheral area and a second part connected to the first part, disposed to surround the hole area, and extending to the pad area; a printed circuit board in the pad area; first transistors in the pad area and connected in series between the printed circuit board and the first part, where each of gate electrodes of the first transistors is connected to a first signal line; and second transistors in the pad area and connected in series between a constant voltage line and the first part, where each of gate electrodes of the second transistors is connected to a second signal line.

First claim

Opening claim text (preview).

What is claimed is: 1. A display device comprising: a substrate comprising a display area on which a plurality of pixels are disposed, a peripheral area surrounding the display area, a hole area positioned inside the display area, a pad area, and a bending area positioned between the peripheral area and the pad area in a plan view; a crack detection line comprising a first part disposed on the substrate in the pad area and extending to the bending area and the peripheral area and a second part connected to the first part, disposed to surround the hole area, and extending to the peripheral area, the bending area and the pad area; a printed circuit board disposed on the substrate in the pad area; a plurality of first transistors disposed on the substrate in the pad area and connected in series between the printed circuit board and the first part of the crack detection line, wherein each of gate electrodes of the first transistors is connected to a first signal line to receive a first signal; and a plurality of second transistors disposed on the substrate in the pad area and connected in series between a constant voltage line for applying a constant voltage and the first part of the crack detection line, wherein each of gate electrodes of the second transistors is connected to a second signal line to receive a second signal. 2. The display device of claim 1 , further comprising: a driving chip disposed on the substrate in the pad area, wherein the driving chip is connected to each of the first signal line and the second signal line, configured to provide the first signal to the first signal line, and configured to provide the second signal to the second signal line. 3. The display device of claim 1 , wherein when the display device is driven in an inspection mode, the first signal having a high level is applied to each of the gate electrodes of the first transistors through the first signal line such that each of the first transistors is turned off, and the second signal having a low level is applied to each of the gate electrodes of the second transistors through the second signal line such that each of the second transistors is turned on. 4. The display device of claim 3 , wherein when the display device is driven in the inspection mode, the constant voltage is applied to the first part of the crack detection line through the constant voltage line. 5. The display device of claim 1 , wherein when the display device is driven in a normal mode, the first signal having a low level is applied to each of the gate electrodes of the first transistors through the first signal line such that each of the first transistors is turned on, and the second signal having a high level is applied to each of the gate electrodes of the second transistors through the second signal line such that each of the second transistors is turned off. 6. The display device of claim 5 , wherein the first transistors are connected to a ground of the printed circuit board and when the display device is driven in the normal mode, a ground voltage is applied to the first part of the crack detection line through the printed circuit board. 7. The display device of claim 1 , further comprising: a semiconductor element comprising an active layer disposed on the substrate in the display area, a gate electrode overlapping a channel area of the active layer in the plan view, a source electrode connected to a source area of the active layer, and a drain electrode connected to a drain area of the active layer; a connection electrode disposed on the semiconductor element and connected to the semiconductor element; and a touch sensing structure comprising a sensing connection pattern disposed on the semiconductor element and a sensing electrode pattern disposed on the sensing connection pattern. 8. The display device of claim 7 , wherein the crack detection line comprises: a first conductive pattern disposed on the substrate in the pad area; a second conductive pattern disposed on the substrate in the bending area, extending to a part of the peripheral area and a part of the pad area, and connected to the first conductive pattern; and a touch conductive pattern disposed on the substrate in the peripheral area and connected to the second conductive pattern. 9. The display device of claim 8 , wherein the first conductive pattern is disposed in a same layer as the source electrode and the drain electrode, the second conductive pattern is disposed in a same layer as the connection electrode, and the touch conductive pattern is disposed in a same layer as the sensing electrode pattern. 10. A display device comprising: a substrate comprising a display area on which a plurality of pixels are disposed, a peripheral area surrounding the display area, a hole area positioned inside the display area, a pad area, and a bending area positioned between the peripheral area and the pad area in a plan view; a crack detection line comprising a first part disposed on the substrate in the pad area and extending to the bending area and the peripheral area and a second part connected to the first part, disposed to surround the hole area, and extending to the peripheral area, the bending area and the pad area; a printed circuit board disposed on the substrate in the pad area; a first transistor disposed on the substrate in the pad area, wherein a gate electrode of the first transistor is connected to a signal line to receive a signal, a first electrode of the first transistor is connected to the printed circuit board, and a second electrode of the first transistor is connected to the first part of the crack detection line; and a second transistor disposed on the substrate in the pad area, wherein a gate electrode of the second transistor is connected to the signal line to receive the signal, a first electrode of the second transistor is connected to a constant voltage line for applying a constant voltage, and a second electrode of the second transistor is connected to the first part of the crack detection line. 11. The display device of claim 10 , further comprising: a driving chip disposed on the substrate in the pad area, wherein the driving chip is connected to the signal line and configured to provide the signal to the signal line. 12. The display device of claim 11 , wherein the gate electrode of the first transistor and the gate electrode of the second transistor are connected to each other. 13. The display device of claim 12 , wherein the first transistor comprises a (1-1)-th transistor and a (1-2)-th transistor, the (1-1)-th transistor and the (1-2)-th transistor are connected in series with each other, the second transistor comprises a (2-1)-th transistor and a (2-2)-th transistor, and the (2-1)-th transistor and the (2-2)-th transistor are connected in series with each other. 14. The display device of claim 12 , wherein when the display device is driven in an inspection mode, the signal having a low level is applied to the gate electrode of the first transistor through the signal line such that the first transistor is turned off, and the signal having the low level is applied to the gate electrode of the second transistor through the signal line such that the second transistor is turned on. 15. The display device of claim 14 , wherein when the display device is driven in the inspection mode, the constant voltage is applied to the first part of the crack detection line through the constant voltage line. 16. The display device of claim 12 , wherein when the display device is driven in a normal mode, the signal having a hi

Assignees

Inventors

Classifications

  • Flexible OLED · CPC title

  • Flexible digitiser, i.e. constructional details for allowing the whole digitising part of a device to be flexed or rolled like a sheet of paper · CPC title

  • Layout of electrodes and connections · CPC title

  • Aspects of interface with display user · CPC title

  • Test circuits or failure detection circuits included in a display system, as permanent part thereof · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12112666B2 cover?
A display device includes: a substrate including a display area, a peripheral area surrounding the display area, a hole area positioned inside the display area, and a pad area; a crack detection line including a first part in the pad area and extending to the peripheral area and a second part connected to the first part, disposed to surround the hole area, and extending to the pad area; a print…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10K59/40. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 08 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).