Counter substrate, display panel, and display apparatus
US-2022302229-A1 · Sep 22, 2022 · US
US12082453B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12082453-B2 |
| Application number | US-202117375397-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 14, 2021 |
| Priority date | Nov 12, 2020 |
| Publication date | Sep 3, 2024 |
| Grant date | Sep 3, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display device may include a substrate including a display area, a thin film transistor disposed on the substrate, a via layer disposed on the thin film transistor, where a via hole is defined through the via layer to expose a part of the thin film transistor, a lower electrode disposed on the via layer, a pixel defining layer disposed on the via layer, where a step structure is defined in the pixel defining layer to overlap the via hole, and a transmission preventing pattern disposed on the pixel defining layer and overlapping the via hole.
Opening claim text (preview).
What is claimed is: 1. A display device comprising: a substrate including a display area; a thin film transistor disposed on the substrate; a via layer disposed on the thin film transistor, wherein a via hole is defined through the via layer to expose a part of the thin film transistor; a lower electrode disposed on the via layer; a pixel defining layer disposed on the via layer, wherein a step structure is defined in the pixel defining layer to overlap the via hole; and a transmission preventing pattern disposed directly on the step structure of the pixel defining layer, and overlapping the via hole. 2. The display device of claim 1 , further comprising: a spacer disposed on the pixel defining layer. 3. The display device of claim 2 , wherein a thickness of the transmission preventing pattern is different from a thickness of the spacer, and the transmission preventing pattern fills the step structure when viewed in a cross-sectional view. 4. The display device of claim 2 , wherein an upper surface of the transmission preventing pattern and an upper surface of the spacer are positioned at a same level as each other, and the transmission preventing pattern fills the step structure when viewed in a cross-sectional view. 5. The display device of claim 2 , wherein the transmission preventing pattern and the spacer include a same material as each other. 6. The display device of claim 5 , wherein each of the transmission preventing pattern and the spacer includes a carbon black. 7. The display device of claim 1 , wherein the pixel defining layer and the transmission preventing pattern include a same material as each other. 8. The display device of claim 7 , wherein each of the pixel defining layer and the transmission preventing pattern includes a carbon black. 9. The display device of claim 1 , wherein the thin film transistor includes: an active layer; a gate insulating layer disposed on the active layer; a gate electrode disposed on the gate insulating layer; an interlayer insulating layer disposed on the gate electrode; and a source electrode and a drain electrode disposed on the gate electrode. 10. The display device of claim 9 , wherein the via hole exposes a part of the drain electrode, and the lower electrode extends from an upper surface of the via layer into the via hole, and is in contact with the drain electrode. 11. The display device of claim 9 , wherein the via layer includes: a first via layer disposed on the interlayer insulating layer, and covering the source electrode and the drain electrode; and a second via layer disposed on the first via layer. 12. The display device of claim 1 , further comprising: an emission layer disposed on the lower electrode; and an upper electrode disposed on the transmission preventing pattern, the pixel definition layer, and the emission layer. 13. The display device of claim 12 , wherein the via hole and the emission layer are spaced apart from each other. 14. The display device of claim 12 , further comprising: an encapsulation layer disposed on the upper electrode; and a black matrix disposed on the encapsulation layer, wherein a plurality of openings is defined through the black matrix. 15. The display device of claim 14 , further comprising: a plurality of color filters disposed in the openings of the black matrix.
Encapsulations · CPC title
Vertical spacers, e.g. arranged between the sealing arrangement and the OLED · CPC title
the pixel elements being TFTs · CPC title
Pixel-defining structures or layers, e.g. banks · CPC title
comprising colour filters or colour changing media [CCM] · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.