Plc testing system and method
US-2023315617-A1 · Oct 5, 2023 · US
US12072787B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12072787-B2 |
| Application number | US-202318233351-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 14, 2023 |
| Priority date | Sep 29, 2022 |
| Publication date | Aug 27, 2024 |
| Grant date | Aug 27, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An embodiment of this application provides a method and apparatus for testing control software, and a computer-readable storage medium to reduce the time consumed in the simulation-based debugging and enhance efficiency. The method may include obtaining test information of a plurality of fault signals; and injecting, based on the test information of the plurality of fault signals, the plurality of fault signals into a simulation environment in sequence to obtain test results of the plurality of fault signals handled by the control software, where the simulation environment may be a simulation environment of a control object of the control software.
Opening claim text (preview).
What is claimed is: 1. A method for testing control software, comprising: providing an automatic test function-block; obtaining test information of a plurality of fault signals via the automatic test function block executing on a processor, the test information of the plurality of fault signals comprising serial number information of the plurality of fault signals including a start number and an end number of the fault signals; and injecting, based on the test information of the plurality of fault signals, the plurality of fault signals into a simulation environment in sequence to obtain test results of the plurality of fault signals handled by the control software, wherein the simulation environment is a simulation environment of a control object of the control software, wherein before starting of testing a next fault signal of each of the plurality of fault signals, the automatic test function block is configured to purge the fault signals before automatically activating Stop, Reset, and Start buttons in sequence to restart the simulation environment and resume operation of the simulation environment without fault. 2. The method according to claim 1 , wherein the test information of the plurality of fault signals comprises test time of each fault signal in the plurality of fault signals; and the injecting, based on the test information of the plurality of fault signals, the plurality of fault signals into a simulation environment in sequence to obtain test results of the plurality of fault signals handled by the control software, comprises: injecting, for each of the plurality of fault signals, this fault signal into the simulation environment based on the test information of the fault signal; stopping the injection of the fault signal upon arrival of the test time; and obtaining a test result of the fault signal handled by the control software. 3. The method according to claim 2 , further comprising: starting a timer when injecting the fault signals into the simulation environment, wherein an expiry time of the timer is the test time, wherein the injection of the fault signals is stopped upon expiry of the timer. 4. The method according to claim 1 , wherein after the obtaining test results of the fault signals handled by the control software, the method further comprises: restarting the simulation environment so that the simulation environment runs without fault. 5. The method according to claim 1 , further comprising: displaying the test results of the plurality of fault signals handled by the control software. 6. The method according to claim 1 , further comprising: correcting control logic of the control software based on the test results of the plurality of fault signals. 7. The method according to claim 1 , wherein the simulation environment comprises circuitry configured to drive the control object, the circuitry is correlated with the fault signals, and, upon injection of a fault signal into the simulation environment, the circuitry drives, in response to the fault signal, the control object to stop running. 8. An apparatus for testing control software, wherein the apparatus comprises the processor and a memory, the memory is configured to store a program, and the processor is configured to call the program from the memory and run the program to perform the method according to claim 1 . 9. A non-transitory computer-readable storage medium, wherein the storage medium comprises a computer program, and, when executed on a computer, the computer program causes the computer to perform the method according to claim 1 . 10. An apparatus for testing control software, comprising processor configured to: execute an automatic test function block, and obtain test information of a plurality of fault signals via the automatic test function block, the test information of the plurality of fault signals comprising serial number information of the plurality of fault signals including a start number and an end number of the fault signals; and inject, based on the test information of the plurality of fault signals, the plurality of fault signals into a simulation environment in sequence to obtain test results of the plurality of fault signals handled by the control software, wherein the simulation environment is a simulation environment of a control object of the control software, wherein before starting of testing a next fault signal of each of the plurality of fault signals, the automatic test function block is executed by the processor to purge the fault signals before automatically activating Stop, Reset, and Start buttons in sequence to restart the simulation environment and resume operation of the simulation environment without fault.
Environments for analysis, debugging or testing of software · CPC title
for test execution, e.g. scheduling of test suites · CPC title
injecting test signals and analyzing monitored process response, e.g. injecting the test signal while interrupting the normal operation of the monitored system; superimposing the test signal onto a control signal during normal operation of the monitored system · CPC title
Methods or tools to render software testable · CPC title
electric · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.