Storage system performing overwrite, host system controlling storage system, and operating method for storage system

US12061816B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12061816-B2
Application numberUS-202218086770-A
CountryUS
Kind codeB2
Filing dateDec 22, 2022
Priority dateAug 11, 2020
Publication dateAug 13, 2024
Grant dateAug 13, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A storage system performing an overwrite, a host system controlling the storage system, and an operating method of the storage system, wherein the storage system includes a memory device; and a controller that receives new data and an overwrite request from the host system, wherein the overwrite request includes a first logical address for old data and a second logical address for the new data, and performs an overwrite operation by writing the new data corresponding to the second logical address to the memory device and invalidating the old data corresponding to the first logical address according to the overwrite request.

First claim

Opening claim text (preview).

What is claimed is: 1. A storage device comprising: a nonvolatile memory; a volatile memory; and a controller coupled to the nonvolatile memory and the volatile memory, and configured to receive first data and an overwrite request, wherein, in response to the overwrite request, the controller is configured to perform an overwrite operation by simultaneously writing the first data to a memory cell of the nonvolatile memory and invalidating second data stored in the memory cell of the nonvolatile memory, the controller is configured to store metadata for the first data and the second data to the volatile memory, the metadata including mapping information between logical addresses and physical addresses for the first data and the second data, and the controller is configured to update the metadata when the first data is written to the nonvolatile memory and the second data stored in the nonvolatile memory is invalidated. 2. The storage device of claim 1 , wherein the overwrite request includes a first logical address for the first data and a second logical address for the second data, and the second logical address is different from the first logical address. 3. The storage device of claim 1 , wherein the controller updates the metadata by adding the mapping information between a first logical address and a first physical address for the first data and invalidating the mapping information between a second logical address and a second physical address for the second data. 4. The storage device of claim 1 , wherein the storage device is a solid state drive (SSD). 5. The storage device of claim 1 , wherein the overwrite request includes a field value indicating a write command type. 6. The storage device of claim 1 , wherein the overwrite operation is performed by writing the first data to the same location where the second data is stored. 7. The storage device of claim 6 , wherein the first data is written simultaneously with an erasure of the second data. 8. The storage device of claim 1 , wherein the nonvolatile memory is a universal flash storage (UFS) memory. 9. A storage device comprising: a nonvolatile memory; a volatile memory; and a controller coupled to the nonvolatile memory and the volatile memory, and configured to receive first data and an overwrite request, wherein, in response to the overwrite request, the controller is configured to perform an overwrite operation by simultaneously writing the first data to a memory cell of the nonvolatile memory and erasing second data stored in the memory cell of the nonvolatile memory, and the controller is configured to store metadata for the first data and the second data to the volatile memory, the metadata including mapping information between logical addresses and physical addresses for the first data and the second data. 10. The storage device of claim 9 , wherein the controller updates the metadata when the first data is written to the nonvolatile memory and the second data stored in the nonvolatile memory is invalidated. 11. The storage device of claim 9 , wherein the first data is written to the same location where the second data is stored. 12. The storage device of claim 9 , wherein the storage device is a solid state drive (SSD). 13. The storage device of claim 9 , wherein the nonvolatile memory is a universal flash storage (UFS) memory. 14. The storage device of claim 9 , wherein the controller updates the metadata by adding the mapping information between a first logical address and a first physical address for the first data and invalidating the mapping information between a second logical address and a second physical address for the second data. 15. A storage device comprising: a nonvolatile memory; a volatile memory; and a controller coupled to the nonvolatile memory and the volatile memory, and configured to receive first data and an overwrite request, wherein, in response to the overwrite request, the controller is configured to perform an overwrite operation by simultaneously writing the first data to a memory cell of the nonvolatile memory and invalidating second data stored in the memory cell of the nonvolatile memory, the first data is written to the same location where the second data is stored, and the controller is configured to store metadata for the first data and the second data to the volatile memory, the metadata including mapping information between logical addresses and physical addresses for the first data and the second data. 16. The storage device of claim 15 , wherein the first data is written simultaneously with an erasure of the second data. 17. The storage device of claim 15 , wherein the controller updates the metadata when the first data is written to the nonvolatile memory and the second data stored in the nonvolatile memory is invalidated. 18. The storage device of claim 15 , wherein the storage device is a solid state drive (SSD). 19. The storage device of claim 15 , wherein the nonvolatile memory is a universal flash storage (UFS) memory.

Assignees

Inventors

Classifications

  • G06F3/0679Primary

    Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP] · CPC title

  • Improving or facilitating administration, e.g. storage management · CPC title

  • Reconfiguration of flash memory system · CPC title

  • Logical to physical mapping or translation of blocks or pages · CPC title

  • using tables or multilevel address translation means (G06F12/023 takes precedence; address translation in virtual memory systems G06F12/10) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12061816B2 cover?
A storage system performing an overwrite, a host system controlling the storage system, and an operating method of the storage system, wherein the storage system includes a memory device; and a controller that receives new data and an overwrite request from the host system, wherein the overwrite request includes a first logical address for old data and a second logical address for the new data,…
Who is the assignee on this patent?
Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification G06F3/0679. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 13 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).