Touch display panel and electronic apparatus
US-2021181888-A1 · Jun 17, 2021 · US
US12057455B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12057455-B2 |
| Application number | US-202017621176-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 18, 2020 |
| Priority date | Dec 18, 2020 |
| Publication date | Aug 6, 2024 |
| Grant date | Aug 6, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A driving backplane includes: a base; a first conductive layer disposed on the base, the first conductive layer including at least one first signal line; a first insulating layer disposed on a side of the first conductive layer away from the base; a second conductive layer disposed on a side of the first insulating layer away from the first conductive layer, the second conductive layer including at least one second signal line. Each first signal line and a second signal line constitute a signal line pair. In the signal line pair, extending directions of the first signal line and the second signal line are the same, an orthogonal projection of the first signal line on the base and an orthogonal projection of the second signal line on the base have a first overlapping region, and the second signal line is coupled to the first signal line.
Opening claim text (preview).
What is claimed is: 1. A driving backplane, comprising: a base; a first conductive layer disposed on the base, the first conductive layer including at least one first signal line; a first insulating layer disposed on a side of the first conductive layer away from the base; and a second conductive layer disposed on a side of the first insulating layer away from the first conductive layer, the second conductive layer including at least one second signal line, wherein each first signal line and a respective one of the at least one second signal line constitute a signal line pair; in the signal line pair, an extending direction of the first signal line is the same as an extending direction of the second signal line, an orthogonal projection of the first signal line on the base and an orthogonal projection of the second signal line on the base have a first overlapping region, and the second signal line is coupled to the first signal line. 2. The driving backplane according to claim 1 , further comprising: a second insulating layer disposed on a side of the second conductive layer away from the base; and a third conductive layer disposed on a side of the second insulating layer away from the base, the third conductive layer including at least one first conductive pattern, wherein each first conductive pattern extends through the second insulating layer to be coupled to a second signal line in a respective one of at least one signal line pair, and the first conductive pattern extends through the second insulating layer and the first insulating layer to be coupled to a first signal line in a same signal line pair as the second signal line. 3. The driving backplane according to claim 2 , wherein the first insulating layer has at least one first via hole, the second insulating layer has at least one second via hole; each first via hole and a respective one of the at least one second via hole constitutes a via hole pair, and the first via hole is communicated with the second via hole in the via hole pair; and in the signal line pair, a portion of the first signal line exposed by a corresponding via hole pair is a first connection portion; a portion of the second signal line exposed by a second via hole in the corresponding via hole pair is a second connection portion; an orthogonal projection of the second connection portion on the base and the first overlapping region has a second overlapping region; a first conductive pattern is in contact with the second connection portion through the second via hole in the corresponding via hole pair, and is in contact with the first connection portion through the corresponding via hole pair. 4. The driving backplane according to claim 3 , wherein the first via hole has a first opening and a second opening opposite to each other, and the first opening is far away from the base compared to the second opening; the second via hole has a third opening and a fourth opening opposite to each other, and the third opening is far away from the base compared to the fourth opening; and in a same via hole pair, a combination of an orthogonal projection of the first opening on the base and an orthogonal projection of the second connection portion exposed by the second via hole on the base substantially coincides with an orthogonal projection of the fourth opening on the base. 5. The driving backplane according to claim 3 , wherein an orthogonal projection of the corresponding via hole pair on the base is contained within a border of an orthogonal projection of the signal line pair on the base. 6. The driving backplane according to claim 3 , wherein in a same signal line pair, the first signal line is coupled to the second signal line through a plurality of via hole pairs, and the plurality of via hole pairs are arranged in the extending direction of the first signal line. 7. The driving backplane according to claim 3 , wherein an orthogonal projection of the via hole pair on the base is completely located within an orthogonal projection of the first conductive pattern on the base. 8. The driving backplane according to claim 7 , wherein a minimum distance between an edge of the orthogonal projection of the first conductive pattern on the base and an edge of the orthogonal projection of the via hole pair on the base is greater than or equal to one sixth of a width of the first signal line. 9. The driving backplane according to claim 1 , wherein a ratio of a width of the first overlapping region to a width of the first signal line is in a range of one third to one half in a width direction of the first signal line. 10. The driving backplane according to claim 1 , wherein the second conductive layer further includes at least one second conductive pattern; and in a signal line pair adjacent to a second conductive pattern, the first signal line is closer to the second conductive pattern than the second signal line. 11. The driving backplane according to claim 10 , wherein the second conductive layer includes at least two second conductive patterns, and the at least two second conductive patterns include electrode plates and/or initialization signal lines. 12. The driving backplane according to claim 1 , wherein a width of the first signal line is equal to a width of the second signal line. 13. The driving backplane according to claim 1 , further comprising: two driving circuits coupled to both ends of the at least one first signal line. 14. The driving backplane according to claim 1 , wherein the at least one first signal line includes at least one of a gate line, a light-emitting control signal line and a reset signal line. 15. The driving backplane according to claim 1 , further comprising: an active pattern layer disposed on a side of the first conductive layer proximate to the base, wherein the active pattern layer includes at least one semiconductor pattern and a plurality of conductorized patterns, and each semiconductor pattern spacing two conductorized patterns in the plurality of conductorized patterns apart. 16. The driving backplane according to claim 2 , wherein the third conductive layer further includes: data lines and power supply voltage lines, an extending direction of the data lines is the same as an extending direction of the power supply voltage lines, and orthogonal projections of the data lines on the base and orthogonal projections of the power supply voltage lines on the base have no overlapping region. 17. A display apparatus, comprising the driving backplane according to claim 1 . 18. A method of manufacturing a driving backplane, the method comprising: forming a first conductive layer on a base, the first conductive layer including at least one first signal line; forming a first insulating layer and a second conductive layer in sequence on the base on which the first conductive layer has been formed, the second conductive layer including at least one second signal line, wherein each first signal line and a respective one of the at least one second signal line constitute a signal line pair; in the signal line pair, an extending direction of the first signal line is the same as an extending direction of the second signal line, an orthogonal projection of the first signal line on the base and an orthogonal projection of the second signal line on the base have a first overlapping region, and the second signal line is coupled to the first signal line. 19. The method of manufacturing the driving backplane- according to claim 18 , further comprising: forming a second insula
of multiple TFTs · CPC title
adapted for preventing breakage, peeling or short circuiting · CPC title
wherein the TFTs are in active matrices · CPC title
Interconnections, e.g. scanning lines · CPC title
Power management, e.g. power saving · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.