Secure computer vision processing

US12045362B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12045362-B2
Application numberUS-202217889956-A
CountryUS
Kind codeB2
Filing dateAug 17, 2022
Priority dateDec 20, 2018
Publication dateJul 23, 2024
Grant dateJul 23, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A computer vision processor in an image cluster defines a fenced memory region (FMR) that controls access to image data stored in a first portion of a trusted memory region (TMR). The computer vision processor receives FMR requests from an application implemented in a processing cluster. The FMR requests are to access the image data in the first portion of the TMR. The computer vision processor selectively allows the requesting application to access the image data. In some cases, the computer vision processor acquires the image data and stores the image data in the first portion of the TMR, such as buffers in the TMR. A data fabric selectively permits the image processing application to access the data stored in the TMR based on whether the image cluster has opened or closed the FMR for the portion of the TMR.

First claim

Opening claim text (preview).

What is claimed is: 1. A processing system comprising: a processing cluster configured to execute an untrusted application; and one or more processing elements configured to: define a fenced memory region (FMR) controlling access to image data stored in a trusted memory region (TMR); and in response to receiving an FMR request to access the image data from the untrusted application, allowing the untrusted application to access the image data when the FMR is open. 2. The processing system of claim 1 , wherein the one or more processing elements are configured to: acquire the image data; and store the image data in the TMR. 3. The processing system of claim 1 , wherein the one or more processing elements are configured to: define a set of buffers in the TMR that store the image data. 4. The processing system of claim 1 , further comprising: a security processor having a trusted relationship with the one or more processing elements, wherein the one or more processing elements are configured to provide information to the security processor that indicates that the FMR is open and receive the FMR request from the security processor while the FMR is open. 5. The processing system of claim 4 , wherein the one or more processing elements are configured to: deny the untrusted application access to the image data while the FMR is closed. 6. The processing system of claim 5 , wherein the one or more processing elements are configured to: provide information to the security processor indicating that the FMR is closed, wherein the security processor is configured to not forward FMR requests to the one or more processing elements while the FMR is closed. 7. The processing system of claim 1 , wherein the one or more processing elements are configured to: set the FMR as open or closed in response to user input. 8. An image cluster comprising: one or more processing elements configured to: receive, a request to access image data stored in a trusted memory region (TMR) from an untrusted application implemented in a processing cluster; and permit the untrusted application to access the image data when a fenced memory region (FMR) controlling access to the image data in the TMR is open. 9. The image cluster of claim 8 , wherein the one or more processing elements are configured to: acquire the image data; and store the image data in the TMR. 10. The image cluster of claim 8 , wherein the one or more processing elements are configured to: define a set of buffers in the TMR to store the image data; and define the FMR to control access to the set of buffers in the TMR. 11. The image cluster of claim 8 , wherein the one or more processing elements are configured to: provide information that indicates that the FMR is open to a security processor having a trusted relationship with the image cluster; and receive the request to access the image data stored in the TMR from the security processor while the FMR is open. 12. The image cluster of claim 11 , wherein the security processor is configured to not forward the request to access the image data stored in the TMR while the FMR is closed. 13. The image cluster of claim 8 , wherein the one or more processing elements are configured to: close the FMR; and deny the untrusted application access to the image data while the FMR is closed. 14. The image cluster of claim 8 , wherein the one or more processing elements are configured to: set the FMR as open or closed in response to user input. 15. A processing system, comprising: an image cluster; a processing cluster configured to implement an untrusted application; and a data fabric configured to communicatively couple at least a portion of the image cluster with at least a portion of the processing cluster, wherein the data fabric is further configured to: receive a request to access image data stored in a portion of a trusted memory region (TMR) from the untrusted application implemented in the processing cluster; and in response to a fenced memory region (FMR) for the portion of the TMR being open, permit the untrusted application to request access to the image data stored in the portion of the TMR from the image cluster. 16. The processing system of claim 15 , wherein the image cluster is configured to define the FMR to control access to the image data stored in the portion of the TMR. 17. The processing system of claim 15 , wherein the data fabric is configured to, in response to the FMR for the portion of the TMR being closed, deny the untrusted application from requesting access to the image data stored in the portion of the TMR from the image cluster. 18. The processing system of claim 17 , wherein the data fabric is configured to issue a memory access fault to the untrusted application implemented in the processing cluster when the FMR is closed. 19. The processing system of claim 15 , wherein the image cluster is configured to: in response to receiving the request to access image data from the untrusted application, permit the untrusted application to access the image data when the FMR is open. 20. The processing system of claim 15 , wherein the image cluster is configured to: open the FMR; and provide information that indicates that the FMR is open to the data fabric.

Assignees

Inventors

Classifications

  • using specific electronic processors · CPC title

  • Restricted operating environment · CPC title

  • to assure secure computing or processing of information · CPC title

  • Tools and structures for managing or administering access control systems · CPC title

  • to a system of files or objects, e.g. local or distributed file system or database · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12045362B2 cover?
A computer vision processor in an image cluster defines a fenced memory region (FMR) that controls access to image data stored in a first portion of a trusted memory region (TMR). The computer vision processor receives FMR requests from an application implemented in a processing cluster. The FMR requests are to access the image data in the first portion of the TMR. The computer vision processor…
Who is the assignee on this patent?
Ati Technologies Ulc, Advanced Micro Devices Inc
What technology area does this patent fall under?
Primary CPC classification G06F21/6218. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jul 23 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).