Automation test accelerator

US12045159B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12045159-B2
Application numberUS-202217878294-A
CountryUS
Kind codeB2
Filing dateAug 1, 2022
Priority dateJul 11, 2022
Publication dateJul 23, 2024
Grant dateJul 23, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An information handling system includes a memory and a processor. The memory stores an automation test set for the information handling system, and the automation test set includes multiple test cases. The processor determines that each test case of a subset of the test cases includes a same common and time-intensive test step (CTITS). The processor creates a CTITS module based on the same CTITS in the subset test cases. The processor also creates multiple normal test cases based on the test cases of the automation test set. The processor creates a virtual test case to implement the CTITS, executes first test step code within a first normal test case, and executes second test step code within a second normal test case. In response to execution of both the first and second test step code being completed, the processor executes the CTITS via the CTITS module.

First claim

Opening claim text (preview).

What is claimed is: 1. An information handling system comprising: a memory configured to store an automation test set for the information handling system, wherein the automation test set includes a plurality of test cases; and a processor configured to communicate with the memory, the processor to: determine that each test case of a subset of the test cases includes a same common and time-intensive test step (CTITS); create a CTITS module based on the same CTITS in the subset test cases; create multiple normal test cases based on the test cases of the automation test set, wherein an identification for the CTITS is inserted within each of the normal test cases, wherein normal test cases include first and second normal test cases; create a virtual test case to implement the CTITS; execute first test step code within the first normal test case; execute second test step code within the second normal test case; and in response to execution of both the first and second test step code being completed, execute the CTITS via the CTITS module. 2. The information handling system of claim 1 , wherein the processor further to: publish, via the virtual test case, a pre-CTITS event to the first and second normal test cases, wherein the first test step code is executed in the first normal case in response to the pre-CTITS event and the second test step code is executed in the second normal case in response to the pre-CTITS event. 3. The information handling system of claim 1 , wherein the first test step code includes more steps to be performed than the second test step code. 4. The information handling system of claim 3 , wherein blank steps are inserted into the second test step code, wherein a number of blank steps is equal to a number of steps the first test step code that is greater than the second test step code. 5. The information handling system of claim 1 , wherein in response to the CTITS being executed, the processor further to: publish, via the virtual test case, a post-CTITS event to the first and second normal test cases, wherein a third test step code is executed in the first normal case in response to the post-CTITS event and a fourth test step code is executed in the second normal case in response to the post-CTITS event. 6. The information handling system of claim 5 , wherein the first and second normal test cases receive the post-CTITS event based on the first and second normal test cases being subscribing test cases to the virtual test case. 7. The information handling system of claim 5 , wherein in response to the third test step code being executed, the processor further to: publish a first test report for the first normal test case. 8. The information handling system of claim 1 , wherein the automation test is a firmware test for the information handling system. 9. A method comprising: storing an automation test set for an information handling system, wherein the automation test set includes a plurality of test cases; determining, by a processor of the information handling system, that each test case of a subset of the test cases includes a same common and time-intensive test step (CTITS); creating a CTITS module based on the same CTITS in the subset test cases; creating multiple normal test cases based on the test cases of the automation test set, wherein an identification for the CTITS is inserted within each of the normal test cases, wherein the normal test cases include first and second normal test cases; creating a virtual test case to implement the CTITS; executing first test step code within the first normal test case; executing second test step code within the second normal test case; and in response to execution of both the first and second test step code being completed, executing the CTITS via the CTITS module. 10. The method of claim 9 , further comprising: publishing, via the virtual test case, a pre-CTITS event to the first and second normal test cases, wherein the first test step code is executed in the first normal case in response to the pre-CTITS event and the second test step code is executed in the second normal case in response to the pre-CTITS event. 11. The method of claim 9 , wherein the first test step code includes more steps to be performed than the second test step code. 12. The method of claim 11 , wherein blank steps are inserted into the second test step code, wherein a number of blank steps is equal to a number of steps the first test step code that is greater than the second test step code. 13. The method of claim 9 , wherein in response to the CTITS being executed, the method further comprises: publishing, via the virtual test case, a post-CTITS event to the first and second normal test cases, wherein a third test step code is executed in the first normal case in response to the post-CTITS event and a fourth test step code is executed in the second normal case in response to the post-CTITS event. 14. The method of claim 13 , wherein the first and second normal test cases receive the post-CTITS event based on the first and second normal test cases being subscribing test cases to the virtual test case. 15. The method of claim 13 , wherein in response to the third test step code being executed, the method further comprises: publishing a first test report for the first normal test case. 16. The method of claim 9 , wherein the automation test is a firmware test for the information handling system. 17. An information handling system comprising: a memory configured to store an automation test set for the information handling system, wherein the automation test set includes a plurality of test cases; and a processor configured to: determine that each test case of a subset of the test cases includes a same common and time-intensive test step (CTITS); create a CTITS module based on the same CTITS in the subset test cases; create multiple normal test cases based on the test cases of the automation test set, wherein an identification for the CTITS is inserted within each of the normal test cases, wherein the normal test cases include first and second normal test cases; create a virtual test case to implement the CTITS; publish, via the virtual test case, a pre-CTITS event to the first and second normal test cases; in response to the pre-CTITS event: execute a first test step code within the first normal test case; and execute a second test step code within the second normal test case; in response to execution of both the first and second test step code being completed, execute the CTITS via the CTITS module; publish, via the virtual test case, a post-CTITS event to the first and second normal test cases; execute a third test step code in the first normal case in response to the post-CTITS event; and execute a fourth test step code in the second normal case in response to the post-CTITS event. 18. The information handling system of claim 17 , wherein the first test step code includes more steps to be performed than the second test step code. 19. The information handling system of claim 18 , wherein blank steps are inserted into the second test step code, wherein a number of blank steps is equal to a number of steps the first test step code that is greater than the second test step code. 20. The information handling system of claim 17 , wherein the automation test is a firmware test for the information handling system.

Assignees

Inventors

Classifications

  • Environments for analysis, debugging or testing of software · CPC title

  • for test execution, e.g. scheduling of test suites · CPC title

  • for test results analysis · CPC title

  • for test design, e.g. generating new test cases · CPC title

  • Methods or tools to render software testable · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12045159B2 cover?
An information handling system includes a memory and a processor. The memory stores an automation test set for the information handling system, and the automation test set includes multiple test cases. The processor determines that each test case of a subset of the test cases includes a same common and time-intensive test step (CTITS). The processor creates a CTITS module based on the same CTIT…
Who is the assignee on this patent?
Dell Products Lp
What technology area does this patent fall under?
Primary CPC classification G06F11/3688. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jul 23 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).