Current-mode circuits and calibration thereof
US-2023036535-A1 · Feb 2, 2023 · US
US12009834B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12009834-B2 |
| Application number | US-202217687858-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 7, 2022 |
| Priority date | Jul 29, 2021 |
| Publication date | Jun 11, 2024 |
| Grant date | Jun 11, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A control circuit and a method of calibrating a signal converter (such as DAC) are disclosed. The control circuit can be an existing control circuit, so no additional calibration circuit is required and the circuit area can be reduced. The control circuit can be an embedded microcontroller or other type of microcontroller. In general, the microcontroller includes an analog comparator and an arithmetic unit. With the combination of using the arithmetic unit to execute firmware program codes and using of the analog comparator, the control circuit is able to calibrate the signal converter.
Opening claim text (preview).
What is claimed is: 1. A control circuit for calibrating a signal converter, comprising, a switch, wherein an input terminal of the switch is electrically connected to an output terminal of the signal converter and configured to receive an analog signal, which is outputted by the signal converter by converting a digital signal, an output terminal of the switch is selectively conducted to the input terminal based on an event trigger signal, and an initial value of the digital signal corresponds to an analog reference signal; an analog comparator, wherein a first input terminal of the analog comparator receives the analog reference signal, and a second input terminal of the analog comparator is electrically connected to an output terminal of the switch; a signal converter control unit electrically connected to an output terminal of the analog comparator and an input terminal of the signal converter, wherein the signal converter control unit is selectively enabled to transmit the digital signal to the input terminal of the signal converter based on the event trigger signal; wherein when the signal converter control unit determines that a comparison signal outputted from the analog comparator has no transition, the signal converter control unit increases or decreases a value of the digital signal based on an comparison signal, when the signal converter control unit determines that the comparison signal outputted from the analog comparator has transition, the signal converter control unit records the value of the digital signal after transition or before transition, so as to obtain an offset of the signal converter; and, a filter and control circuit electrically connected between the output terminal of the signal converter and the signal converter control unit, wherein based on an event trigger signal, the filter and control circuit is enabled based on an event trigger signal, to perform noise filtering on the comparison signal outputted from the analog comparator, and output the noise-filtered comparison signal to the signal converter control unit. 2. The control circuit according to claim 1 , further comprising: a direct memory access electrically connected to the signal converter control unit; and a memory electrically connected to the direct memory access, wherein the memory stores the value of the digital signal; wherein the direct memory access is served as a data transmission bridge for the signal converter control unit to access the memory. 3. The control circuit according to claim 1 , further comprising: an event trigger electrically connected to the switch and the signal converter control unit, wherein the event trigger detects whether a specific event occurs, to generate the event trigger signal; and a timer trigger electrically connected to the signal converter control unit, wherein the timer trigger is controlled by the signal converter control unit to enable the signal converter based on a timer trigger signal. 4. The control circuit according to claim 3 , wherein the signal converter is an external digital to analog converter outside the control circuit, the control circuit is a single chip, and the control circuit comprises: a wrapper control circuit electrically connected to the signal converter control unit and the timer trigger, wherein the wrapper control circuit is enabled based on the timer trigger signal and configured to buffer and output the digital signal, and output the timer trigger signal; and a bus interface electrically connected to the wrapper control circuit and the external DAC, wherein the bus interface transmits the digital signal and the timer trigger signal to the external DAC. 5. The control circuit according to claim 3 , wherein the control circuit is a single chip, and the control circuit comprises an internal DAC, the signal converter is the internal DAC, and the internal DAC is electrically connected to the timer trigger. 6. The control circuit according to claim 3 , wherein the signal converter control unit is configured to set the specific event and a periodic trigger time of the timer trigger signal, and the signal converter control unit controls conduction between the input terminal of the switch and the output terminal. 7. The control circuit according to claim 1 , further comprising: a reference signal supply unit electrically connected to the first input terminal of the analog comparator, wherein the reference signal supply unit provides the analog reference signal, and the analog reference signal is one of an internal reference voltage, an external reference voltage, and a bandgap voltage. 8. The control circuit according to claim 3 , wherein the control circuit is an arithmetic circuit comprising the analog comparator, the arithmetic circuit executes a firmware program code to configure the switch, the signal converter control unit, the event trigger, and the timer trigger; or the switch, the signal converter control unit, the event trigger and the timer trigger are implemented by a plurality of hardware circuits. 9. A signal conversion system, comprising: a signal converter; a control circuit calibrating the signal converter, and comprising: a switch, wherein an input terminal of the switch is electrically connected to an output terminal of the signal converter, the switch receives an analog signal, which is outputted by the signal converter by converting a digital signal, an output terminal and the input terminal of the switch are conducted to each other based on an event trigger signal, and an initial value of the digital signal corresponds to an analog reference signal; an analog comparator, wherein a first input terminal of the analog comparator receives the analog reference signal, and a second input terminal of the analog comparator is electrically connected to an output terminal of the switch; and a signal converter control unit electrically connected to an output terminal of the analog comparator and an input terminal of the signal converter, wherein the signal converter control unit is enabled to transmit the digital signal to the input terminal of the signal converter, based on an event trigger signal; wherein when the signal converter control unit determines that a comparison signal outputted from the analog comparator has no transition, the signal converter control unit increases or decreases a value of the digital signal based on a comparison signal, and when the signal converter control unit determines that the comparison signal outputted from the analog comparator has transition, the signal converter control unit records the value of the digital signal after transition or before transition, so as to obtain an offset of the signal converter; and, a filter and control circuit electrically connected between the output terminal of the signal converter and the signal converter control unit, wherein the filter and control circuit is enabled based on an event trigger signal to perform noise filtering on the comparison signal outputted from the analog comparator and output the noise-filtered comparison signal to the signal converter control unit. 10. The signal conversion system according to claim 9 , wherein the control circuit comprises a direct memory access electrically connected to the signal converter control unit; and a memory electrically connected to the direct memory access, wherein the memory stores the value of the digital signal; wherein the direct memory access is served as a data transmission bridge for the signal converter control unit to access the memory. 11. The signal conversion system according to claim 9 , wherein the control circuit comprises: an event trigger electrically connected to the swi
of noise {(H03M1/0617 takes precedence)} · CPC title
by filtering · CPC title
having a single comparator per bit, e.g. of the folding type · CPC title
Offset correction (H03M1/1019 takes precedence; removal of offset already present on the analogue input signal H03M1/1295) · CPC title
Digital/analogue converters ({H03M1/001 – } H03M1/10 take precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.