Display substrate, display panel and display device

US12004385B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12004385-B2
Application numberUS-202017418814-A
CountryUS
Kind codeB2
Filing dateNov 13, 2020
Priority dateNov 26, 2019
Publication dateJun 4, 2024
Grant dateJun 4, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided is a display substrate including a substrate, and a light-emitting device and an optical compensation structure which are located on the substrate. The optical compensation structure includes a photoelectric sensor, a transistor and a capacitor, and the photoelectric sensor is electrically connected to the transistor and the capacitor respectively. The photoelectric sensor includes a first electrode, a photosensitive layer located on a side of the first electrode distal from the substrate, and a second electrode located on a side of the photosensitive layer distal from the substrate; the transistor includes a source electrode, a drain electrode, a gate electrode and an active layer; and the capacitor includes a first electrode plate and a second electrode plate located on a side of the first electrode plate distal from the substrate.

First claim

Opening claim text (preview).

What is claimed is: 1. A display substrate, comprising: a substrate; and a light-emitting device and an optical compensation structure which are located on the substrate, wherein the optical compensation structure comprises a photoelectric sensor, a transistor and a capacitor, and the photoelectric sensor is electrically connected to the transistor and the capacitor respectively; the photoelectric sensor comprises a first electrode, a photosensitive layer located on a side of the first electrode distal from the substrate, and a second electrode located on a side of the photosensitive layer distal from the substrate; the transistor comprises a source electrode, a drain electrode, a gate electrode and an active layer; the capacitor comprises a first electrode plate and a second electrode plate located on a side of the first electrode plate distal from the substrate; and neither an orthographic projection of the source electrode onto the substrate nor an orthographic projection of the drain electrode onto the substrate overlaps with an orthographic projection of the first electrode plate onto the substrate, and both the orthographic projection of the source electrode onto the substrate and the orthographic projection of the drain electrode onto the substrate overlap with an orthographic projection of the first electrode onto the substrate; wherein the display substrate further comprises a color filter layer located between the light-emitting device and the photoelectric sensor, and an orthographic projection of the color filter layer onto the substrate does not overlap with an orthographic projection of the photoelectric sensor onto the substrate. 2. The display substrate according to claim 1 , wherein an orthographic projection of the active layer onto the substrate overlaps with an orthographic projection of the photosensitive layer onto the substrate. 3. The display substrate according to claim 2 , wherein the orthographic projection of the active layer onto the substrate is within the orthographic projection of the photosensitive layer onto the substrate. 4. The display substrate according to claim 1 , wherein the source electrode, the drain electrode and the first electrode plate are located in a same layer. 5. The display substrate according to claim 1 , wherein the first electrode and the second electrode plate are located in a same layer. 6. The display substrate according to claim 1 , further comprising: an insulating layer located on a side of the photoelectric sensor proximal to the substrate, the insulating layer comprising a first passivation layer, a planarizing layer located on a side of the first passivation layer distal from the substrate, and a second passivation layer located on a side of the planarizing layer distal from the substrate. 7. The display substrate according to claim 6 , wherein the transistor is located on a side of the insulating layer proximal to the substrate, a contact hole is defined in the insulating layer, and the first electrode and the source electrode are electrically connected through the contact hole. 8. The display substrate according to claim 6 , wherein a material of the planarizing layer is one selected from a Silicon On Glass (SOG) material or a resin. 9. The display substrate according to claim 8 , wherein the material of the planarizing layer is the SOG material, and the second passivation layer covers a surface of a side of the planarizing layer distal from the substrate and a side wall of the planarizing layer. 10. The display substrate according to claim 6 , wherein an orthographic projection of the photoelectric sensor onto the substrate is within an orthographic projection of the planarizing layer onto the substrate. 11. The display substrate according to claim 1 , wherein an orthographic projection of the photosensitive layer onto the substrate is within the orthographic projection of the first electrode onto the substrate. 12. The display substrate according to claim 1 , wherein an orthographic projection of the second electrode onto the substrate is within an orthographic projection of the photosensitive layer onto the substrate. 13. The display substrate according to claim 1 , wherein the light-emitting device is located on a side of the photoelectric sensor distal from the substrate, and the light-emitting device comprises an anode, an insulating layer is provided between the second electrode and the anode, and a through hole is defined in the insulating layer; and the display substrate further comprises a lead wire, the lead wire and the anode are located in a same layer, and one end of the lead wire is electrically connected to the second electrode through the through hole. 14. A display panel, comprising the display substrate according to claim 1 . 15. A display device, comprising the display panel according to claim 14 .

Assignees

Inventors

Classifications

  • H10K59/13Primary

    comprising photosensors that control luminance · CPC title

  • H10K59/60Primary

    OLEDs integrated with inorganic light-sensitive elements, e.g. with inorganic solar cells or inorganic photodiodes · CPC title

  • Pixel-defining structures or layers, e.g. banks · CPC title

  • Insulating layers formed between TFT elements and OLED elements · CPC title

  • Interconnections, e.g. wiring lines or terminals · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12004385B2 cover?
Provided is a display substrate including a substrate, and a light-emitting device and an optical compensation structure which are located on the substrate. The optical compensation structure includes a photoelectric sensor, a transistor and a capacitor, and the photoelectric sensor is electrically connected to the transistor and the capacitor respectively. The photoelectric sensor includes a f…
Who is the assignee on this patent?
Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10K59/13. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 04 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).