Oscillator frequency compensation with a fixed capacitor

US12003217B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12003217-B2
Application numberUS-202217965702-A
CountryUS
Kind codeB2
Filing dateOct 13, 2022
Priority dateOct 13, 2022
Publication dateJun 4, 2024
Grant dateJun 4, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A frequency compensation circuit determines a target calibration count of a fixed capacitor coupled to a processing device. The frequency compensation circuit identifies a current calibration count of the fixed capacitor. The frequency compensation circuit determines that the current calibration count satisfies a threshold criterion associated with the target calibration count. In response to determining that the current calibration count satisfies the threshold criterion, the frequency compensation circuit adjusts a frequency of an internal oscillator of the processing device based on the current calibration count and the target calibration count.

First claim

Opening claim text (preview).

What is claimed is: 1. A method, comprising: determining, by a frequency compensation circuit, a target calibration count of a fixed capacitor coupled to a processing device; identifying, by the frequency compensation circuit, a current calibration count of the fixed capacitor; determining that the current calibration count satisfies a threshold criterion associated with the target calibration count; and responsive to determining that the current calibration count satisfies the threshold criterion, adjusting a frequency of an internal oscillator of the processing device based on the current calibration count and the target calibration count. 2. The method of claim 1 , wherein determining the target calibration count of the fixed capacitor comprises: identifying a current diode voltage associated with the fixed capacitor; determining that the current diode voltage is greater than a predetermined diode voltage associated with the fixed capacitor; and responsive to determining that the current diode voltage is greater than the predetermined diode voltage, performing an interpolation of a first set of values associated with the fixed capacitor to determine the target calibration count, wherein the first set of values comprises at least the current diode voltage and the predetermined diode voltage. 3. The method of claim 2 , further comprising: responsive to determining that the current diode voltage is less than the predetermined diode voltage, performing an interpolation of a second set of values associated with the fixed capacitor to determine the target calibration count, wherein the second set of values comprises at least the current diode voltage and the predetermined diode voltage. 4. The method of claim 1 , wherein determining that the current calibration count satisfies the threshold criterion associated with the target calibration count comprises: determining that the current calibration count is within a threshold range of the target calibration count. 5. The method of claim 1 , wherein adjusting the frequency of the internal oscillator of the processing device based on the current calibration count and the target calibration count comprises: computing a trim value based on comparing the current calibration count to the target calibration count; and adjusting the frequency of the internal oscillator using the trim value. 6. The method of claim 1 , wherein the fixed capacitor is internal to the processing device. 7. The method of claim 1 , wherein the fixed capacitor is external to the processing device. 8. An apparatus, comprising: a frequency compensation circuit, operatively coupled to a processing device a fixed capacitor, wherein the fixed capacitor is operatively coupled to the processing device; and an internal oscillator to generate a clock signal, wherein the frequency compensation circuit is to adjust a frequency of the internal oscillator based on a current calibration count and a target calibration count of the fixed capacitor. 9. The apparatus of claim 8 , wherein the frequency compensation circuit is further to determine the target calibration count of the fixed capacitor, identify the current calibration count of the fixed capacitor, and determine that the current calibration count satisfies a threshold criterion associated with the target calibration count. 10. The apparatus of claim 9 , wherein the frequency compensation circuit is further to: identify a current diode voltage associated with the fixed capacitor; determine that the current diode voltage is greater than a predetermined diode voltage associated with the fixed capacitor; and responsive to determining that the current diode voltage is greater than the predetermined diode voltage, perform an interpolation of a first set of values associated with the fixed capacitor to determine the target calibration count, wherein the first set of values comprises at least the current diode voltage and the predetermined diode voltage. 11. The apparatus of claim 8 , wherein the frequency compensation circuit further comprises: a capacitance calibration circuit to determine a current calibration count and a target calibration count of the fixed capacitor. 12. The apparatus of claim 9 , wherein, to adjust the frequency of the internal oscillator, the frequency compensation circuit is further to: compute a trim value based on comparing a current calibration count of the fixed capacitor to a target calibration count of the fixed capacitor; and adjust the frequency of the internal oscillator using the trim value. 13. The apparatus of claim 8 , wherein the fixed capacitor is internal to the processing device. 14. The apparatus of claim 8 , wherein the fixed capacitor is external to the processing device. 15. A system, comprising: a processing device; a fixed capacitor, wherein the fixed capacitor is operatively coupled to the processing device; an internal oscillator of the processing device to generate a clock signal; and a frequency compensation circuit, operatively coupled to the processing device, to: determine a target calibration count of the fixed capacitor; identify a current calibration count of the fixed capacitor; determine that the current calibration count satisfies a threshold criterion associated with the target calibration count; and responsive to determining that the current calibration count satisfies the threshold criterion, adjust a frequency of the internal oscillator based on the current calibration count and the target calibration count. 16. The system of claim 15 , wherein, to determine the target calibration count of the fixed capacitor, the frequency compensation circuit is further to: identify a current diode voltage associated with the fixed capacitor; determine that the current diode voltage is greater than a predetermined diode voltage associated with the fixed capacitor; and responsive to determining that the current diode voltage is greater than the predetermined diode voltage, perform an interpolation of a first set of values associated with the fixed capacitor to determine the target calibration count, wherein the first set of values comprises at least the current diode voltage and the predetermined diode voltage. 17. The system of claim 16 , wherein the frequency compensation circuit is further to: responsive to determining that the current diode voltage is less than the predetermined diode voltage, perform an interpolation of a second set of values associated with the fixed capacitor to determine the target calibration count, wherein the second set of values comprises at least the current diode voltage and the predetermined diode voltage. 18. The system of claim 15 , wherein to determine that the current calibration count satisfies the threshold criterion associated with the target calibration count, the frequency compensation circuit is further to: determine that the current calibration count is within a threshold range of the target calibration count. 19. The system of claim 15 , wherein to adjust the frequency of the internal oscillator, the frequency compensation circuit is further to: compute a trim value based on comparing the current calibration count to the target calibration count; and adjust the frequency of the internal oscillator using the trim value. 20. The system of claim 15 , wherein the fixed capacitor is internal to the processing device.

Assignees

Inventors

Classifications

  • H03L1/025Primary

    and a memory for digitally storing correction values · CPC title

  • H03B5/04Primary

    Modifications of generator to compensate for variations in physical values, e.g. power supply, load, temperature · CPC title

  • Modifications of generator to ensure starting of oscillations · CPC title

  • the frequency being controlled by a control current, i.e. current controlled oscillators · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12003217B2 cover?
A frequency compensation circuit determines a target calibration count of a fixed capacitor coupled to a processing device. The frequency compensation circuit identifies a current calibration count of the fixed capacitor. The frequency compensation circuit determines that the current calibration count satisfies a threshold criterion associated with the target calibration count. In response to d…
Who is the assignee on this patent?
Cypress Semiconductor Corp
What technology area does this patent fall under?
Primary CPC classification H03L1/025. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 04 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).