Display substrate and display device

US11984070B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11984070-B2
Application numberUS-201917255502-A
CountryUS
Kind codeB2
Filing dateDec 13, 2019
Priority dateDec 13, 2019
Publication dateMay 14, 2024
Grant dateMay 14, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present disclosure provides a display substrate, in which power lines and compensation detection lines are alternately arranged at intervals, and two columns of pixel driving circuits extending along a second direction are arranged between any one of the power lines and one adjacent compensation detection line; and for any one of a plurality of pixel driving circuits, a power input terminal of the pixel driving circuit is electrically connected to the power line closest to the pixel driving circuit, and a compensation detection signal terminal of the pixel driving circuit is electrically connected to the compensation detection line closest to the pixel driving circuit. The present disclosure further provides a display device.

First claim

Opening claim text (preview).

What is claimed is: 1. A display substrate, comprising: a base substrate and a display functional layer on the base substrate, wherein the display functional layer comprises: a plurality of pixel driving circuits arranged in a first direction and a second direction intersecting with the first direction, a plurality of power lines extending along the second direction, a plurality of compensation detection lines extending along the second direction, a plurality of gate lines extending along the first direction, a plurality of data lines extending along the second direction, and a plurality of compensation scan lines extending along the first direction; the power lines and the compensation detection lines are alternately arranged at intervals, and two columns of the pixel driving circuits extending along the second direction are arranged between any one of the power lines and an adjacent one of the compensation detection lines; and in any one of the plurality of pixel driving circuits, a power input terminal of the pixel driving circuit is electrically connected to one of the power lines closest to the pixel driving circuit, and a compensation detection signal terminal of the pixel driving circuit is electrically connected to one of the compensation detection lines closest to the pixel driving circuit, for two columns of pixel driving circuits between one power line and one adjacent compensation detection line, a power input terminal of any pixel driving circuit in the column of pixel driving circuits close to the compensation detection line is directly connected to the power line closest to the pixel driving circuit, and a power input terminal of any pixel driving circuit in the other column of pixel driving circuits among the two columns of pixel driving circuits is connected to the power line through a power bridge line, the power bridge line and the power line belonging to different layer structures, and the power bridge line extending in the first direction and being between two rows of pixel driving circuits each extending in the first direction, wherein any two adjacent power lines of the plurality of power lines are electrically connected to each other through the power bridge line and a first conductive bridge line belonging to a layer structure different from the power bridge, the first conductive bridge line extending along the first direction and crossing one of the compensation detection lines located between the two adjacent power lines to electrically connect two portions of the power bridge line that are separated from each other. 2. The display substrate of claim 1 , wherein for two columns of pixel driving circuits between one power line and one adjacent compensation detection line, in any pixel driving circuit in the column of pixel driving circuits close to the one power line, a compensation detection signal terminal of the pixel driving circuit is connected to the compensation detection line closest to the pixel driving circuit through a compensation detection bridge line; and in any pixel driving circuit in the column of pixel driving circuits close to the compensation detection line, a compensation detection signal terminal of the pixel driving circuit is directly connected to the compensation detection line closest to the pixel driving circuit. 3. The display substrate of claim 2 , wherein for the two columns of pixel driving circuits between one power line and one adjacent compensation detection line, two of the data lines are between the two columns of pixel driving circuits; and for any pixel driving circuit of the two columns of pixel driving circuits, a data signal input terminal of the pixel driving circuit is connected to one of the data lines closest to the pixel driving circuit. 4. The display substrate of claim 2 , further comprising: a light-shielding pattern between the base substrate and the display functional layer, wherein the power bridge line and the compensation detection bridge line are in the same layer as the light-shielding pattern; the power bridge line is connected with the corresponding power line and the corresponding power input terminal through via holes; and the compensation detection bridge line is connected with the corresponding compensation detection line and the corresponding compensation detection signal terminal through via holes. 5. The display substrate of claim 1 , further comprising a plurality of light emitting devices connected to the pixel driving circuits in one-to-one correspondence, wherein the light emitting device comprises a first electrode, a light-emitting layer, and a second electrode that are sequentially stacked along a direction away from the base substrate; and the first conductive bridge line is disposed on the same layer as the first electrode. 6. The display substrate of claim 1 , wherein any two adjacent compensation detection lines are electrically connected to each other through a second conductive bridge line extending along the first direction. 7. The display substrate of claim 6 , further comprising a plurality of light emitting devices connected to the pixel driving circuits in one-to-one correspondence, wherein the light emitting device comprises a first electrode, a light-emitting layer, and a second electrode that are sequentially stacked along a direction away from the base substrate; and the second conductive bridge line is in the same layer as the first electrode. 8. The display substrate of claim 1 , wherein end portions of at least part of the power lines are connected to a same power bus. 9. The display substrate of claim 8 , wherein the power bus is in the same layer as the gate line. 10. The display substrate of claim 1 , wherein the pixel driving circuit comprises a driving transistor, a switching transistor, a detection transistor, and a storage capacitor; a gate electrode of the switching transistor is connected to a corresponding one of the gate lines, a first electrode of the switching transistor is connected to a corresponding data signal input terminal, and a second electrode of the switching transistor is connected to a gate electrode of the driving transistor and a first electrode of the storage capacitor; a first electrode of the driving transistor is connected to a corresponding power input terminal, and a second electrode of the driving transistor is connected to a second electrode of the storage capacitor and a first electrode of the detection transistor; and a gate electrode of the detection transistor is connected to a corresponding compensation scan line, and a second electrode of the detection transistor is connected to a corresponding compensation detection signal terminal. 11. The display substrate of claim 10 , wherein the driving transistor, the switching transistor, and the detection transistor are all top-gate transistors; the first electrode of the storage capacitor is in the same layer as active layers of the driving transistor, the switching transistor, and the detection transistor; and the second electrode of the storage capacitor comprises a first portion and a second portion, the first portion being the light-shielding pattern, the second portion being in the same layer as the first electrode of the driving transistor and electrically connected to the first electrode of the driving transistor, and the first portion and the second portion being electrically connected to each other. 12. The display substrate of claim 11 , further comprising a plurality of light emitting devices connected to the pixel driving circuits in one-to-one correspondence, wherein the light emitting device comprises a first electrode, a light-emitting layer, and a second elec

Assignees

Inventors

Classifications

  • G09G3/3225Primary

    using an active matrix · CPC title

  • Details of drivers for scan electrodes · CPC title

  • the pixel elements being TFTs · CPC title

  • the pixel elements being capacitors · CPC title

  • Layout of electrodes and connections · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11984070B2 cover?
The present disclosure provides a display substrate, in which power lines and compensation detection lines are alternately arranged at intervals, and two columns of pixel driving circuits extending along a second direction are arranged between any one of the power lines and one adjacent compensation detection line; and for any one of a plurality of pixel driving circuits, a power input terminal…
Who is the assignee on this patent?
Beijing Boe Technology Dev Co Ltd, Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/3225. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 14 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).