Control method and control device of drive circuit and drive circuit

US11978418B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11978418-B2
Application numberUS-202017422360-A
CountryUS
Kind codeB2
Filing dateJun 10, 2020
Priority dateJun 10, 2019
Publication dateMay 7, 2024
Grant dateMay 7, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present application refers to a control method and control device of a drive circuit, and a drive circuit. The control method of the drive circuit includes: acquiring a bus address in a bus signal. The bus signal is a signal transmitted over an I2C bus, and the I2C bus is connected to a timing controller. The control method further includes: if the timing controller determining that the bus address matches an address of the timing controller, transmitting a frequency adjustment signal to a controllable power supply with an adjustable operating frequency and connected to the timing controller. The frequency adjustment signal is configured to indicate that an operating frequency of the controllable power supply is adjusted from a first operating frequency to a second operating frequency. The second operating frequency is higher than the first operating frequency.

First claim

Opening claim text (preview).

What is claimed is: 1. A control method of a drive circuit, comprising: acquiring a bus address in a bus signal, wherein the bus signal is a signal transmitted over an I2C bus, and the I2C bus is connected to a timing controller; determining that the bus address matches an address of the timing controller; and transmitting a frequency adjustment signal to a controllable power supply with an adjustable operating frequency and connected to the timing controller, wherein the frequency adjustment signal is configured to indicate that an operating frequency of the controllable power supply is adjusted from a first operating frequency to a second operating frequency, and wherein the second operating frequency is higher than the first operating frequency; wherein the timing controller comprises a plurality of function circuits, and the method further comprises: determining that the bus address matches the address of the timing controller; acquiring an address of a target function circuit in the bus signal; generating and transmitting a query instruction to a memory according to the address of the target function circuit, and receiving switch control data corresponding to the target function circuit fed back by the memory; and controlling, according to the switch control data, a switch connected to the target function circuit to be turned on, so that the target function circuit acquires operation parameters of each function circuit stored in the memory through a corresponding switch; and wherein the target function circuit is a controlled function circuit indicated by the bus signal. 2. The control method of the drive circuit according to claim 1 , wherein the transmitting a frequency adjustment signal to a controllable power supply with an adjustable operating frequency and connected to the timing controller comprises: transmitting the frequency adjustment signal to a frequency configuration bit of the controllable power supply, and adjusting the frequency configuration bit, so that the controllable power supply operates at the second operating frequency. 3. The control method of the drive circuit according to claim 1 , wherein the first operating frequency is 600 KHz or lower, and the second operating frequency is 750 KHz or higher. 4. The control method of the drive circuit according to claim 1 , wherein the first operating frequency is 600 KHz, and the second operating frequency is 1.2 MHz. 5. The control method of the drive circuit according to claim 1 , wherein acquiring an address of the target function circuit in a bus signal comprises: continuing to receive the bus signal and parsing the subsequently received bus signal to convert the bus signal to an address identifiable inside the timing controller. 6. The control method of the drive circuit according to claim 1 , wherein controlling, according to the switch control data, a switch connected to the target function circuit to be turned on comprises: receiving a plurality of the switch control data, and controlling the switch connected to each of the target function circuits to be turned on sequentially according to each of the switch control data. 7. The control method of the drive circuit according to claim 1 , wherein the timing controller determining that the bus address matches an address of the timing controller comprises: determining whether valid bit data other than a starting bit in data in the signal transmitted over the bus for addressing is consistent with data corresponding to the address of the timing controller. 8. The control method of the drive circuit according to claim 1 , wherein the switch control data is stored in a look-up table in the memory, and the look-up table represents a corresponding relationship between an address of each function circuit and switch control data. 9. The control method of the drive circuit according to claim 1 , wherein controlling, according to the switch control data, a switch connected to the target function circuit to be turned on comprises: generating a switch control analog signal according to the switch control data; transmitting the switch control analog signal to the switch connected to the corresponding target function circuit, and controlling the switch to be turned on. 10. The control method of the drive circuit according to claim 9 , wherein the operation parameters of the function circuits comprise an operation parameter of an overdrive circuit, an operation parameter of a precision color control circuit and an operation parameter of a Dither circuit, and the switch control analog signal comprises: a first control signal, configured to control a first switch connected to the overdrive circuit to be turned on, so that the overdrive circuit acquires the operation parameter of the overdrive circuit from the memory; a second control signal, configured to control a second switch connected to the precision color control circuit to be turned on, so that the precision color control circuit acquires the operation parameter of the precision color control circuit from the memory through the second switch; and a third control signal, configured to control a third switch connected to the Dither circuit to be turned on, so that the Dither circuit acquires the operation parameter of the Dither circuit from the memory through the third switch; wherein the function circuits comprise the overdrive circuit, the precision color control circuit and the Dither circuit, and the switches comprise the first switch, the second switch and the third switch. 11. The control method of the drive circuit according to claim 1 , wherein the controllable power supply is a pulse width modulation chip power supply. 12. A control device of a drive circuit, comprising a processor and a memory storing a computer program, wherein the processor implements the following processing when executing the computer program: acquiring a bus address in a bus signal transmitted over an I2C bus, wherein the I2C bus is connected to a timing controller; determining that the bus address matches an address of the timing controller; and transmitting a frequency adjustment signal to a controllable power supply with an adjustable operating frequency and connected to the timing controller, wherein the frequency adjustment signal is configured to indicate that an operating frequency of the controllable power supply is adjusted from a first operating frequency to a second operating frequency, and wherein the second operating frequency is higher than the first operating frequency; wherein the timing controller comprises a plurality of function circuits, and the processor further implements the following processing: determining that the bus address matches the address of the timing controller; acquiring an address of a target function circuit in the bus signal; generating and transmitting a query instruction to a memory according to the address of the target function circuit, and receiving switch control data corresponding to the target function circuit fed back by the memory; and controlling, according to the switch control data, a switch connected to the target function circuit to be turned on, so that the target function circuit acquires operation parameters of each function circuit stored in the memory through a corresponding switch; and wherein the target function circuit is a controlled function circuit indicated by the bus signal. 13. A drive circuit, comprising: a controllable power supply, the controllable power supply being a power supply with an adjustable operating frequency; and a timing controller comprising a processor, a memory, a plurality of switches and a plu

Assignees

Inventors

Classifications

  • G09G3/3648Primary

    using an active matrix (G09G3/367 - G09G3/3696 take precedence) · CPC title

  • with data-width conversion · CPC title

  • on a serial bus, e.g. I2C bus, SPI bus (on daisy chain buses G06F13/4247) · CPC title

  • Details of timing specific for flat panels, other than clock recovery · CPC title

  • G09G3/36Primary

    using liquid crystals · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11978418B2 cover?
The present application refers to a control method and control device of a drive circuit, and a drive circuit. The control method of the drive circuit includes: acquiring a bus address in a bus signal. The bus signal is a signal transmitted over an I2C bus, and the I2C bus is connected to a timing controller. The control method further includes: if the timing controller determining that the bus…
Who is the assignee on this patent?
Beihai Hkc Optoelectronics Technology Co Ltd, Chongqing Hkc Optoelectronics Tech Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/3648. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 07 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).