Wafer manufacturing method and wafer

US11969856B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11969856-B2
Application numberUS-201917418087-A
CountryUS
Kind codeB2
Filing dateNov 8, 2019
Priority dateDec 27, 2018
Publication dateApr 30, 2024
Grant dateApr 30, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A manufacturing method of a wafer with a notch includes: polishing principal surfaces of the wafer; mirror-polishing a notch chamfered portion of the notch; mirror-polishing an outer-periphery chamfered portion of an outer peripheral portion of the wafer; and finish-polishing one of principal surfaces of the wafer, the finish-polishing being performed after performing the mirror-polishing of the notch chamfered portion, the polishing of the principal surfaces, and the mirror-polishing of the outer-periphery chamfered portion in this order.

First claim

Opening claim text (preview).

The invention claimed is: 1. A manufacturing method of a wafer comprising a notch, the method comprising: mirror-polishing a notch chamfered portion of the notch in a manner such that polishing progresses while a polishing pad extends over a first principal surface and a second principal surface of the wafer; polishing the first and second principal surfaces of the wafer; mirror-polishing an outer-periphery chamfered portion of an outer periphery of the wafer; and finish-polishing the first principal surface of the wafer, wherein the finish-polishing is performed after performing the mirror-polishing of the notch chamfered portion, the polishing of the first and second principal surfaces, and the mirror-polishing of the outer periphery chamfered portion in this order. 2. The manufacturing method of a wafer according to claim 1 , wherein the wafer is a silicon wafer. 3. A wafer comprising a notch, wherein an edge roll-off amount of a notch chamfered portion of the notch is smaller than an edge roll-off amount of an outer-periphery chamfered portion of an outer peripheral portion of the wafer.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11969856B2 cover?
A manufacturing method of a wafer with a notch includes: polishing principal surfaces of the wafer; mirror-polishing a notch chamfered portion of the notch; mirror-polishing an outer-periphery chamfered portion of an outer peripheral portion of the wafer; and finish-polishing one of principal surfaces of the wafer, the finish-polishing being performed after performing the mirror-polishing of th…
Who is the assignee on this patent?
Sumco Corp
What technology area does this patent fall under?
Primary CPC classification H10P90/128. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 30 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).