Chamfering apparatus and method for manufacturing notchless wafer
US-2016300708-A1 · Oct 13, 2016 · US
US11969856B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11969856-B2 |
| Application number | US-201917418087-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 8, 2019 |
| Priority date | Dec 27, 2018 |
| Publication date | Apr 30, 2024 |
| Grant date | Apr 30, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A manufacturing method of a wafer with a notch includes: polishing principal surfaces of the wafer; mirror-polishing a notch chamfered portion of the notch; mirror-polishing an outer-periphery chamfered portion of an outer peripheral portion of the wafer; and finish-polishing one of principal surfaces of the wafer, the finish-polishing being performed after performing the mirror-polishing of the notch chamfered portion, the polishing of the principal surfaces, and the mirror-polishing of the outer-periphery chamfered portion in this order.
Opening claim text (preview).
The invention claimed is: 1. A manufacturing method of a wafer comprising a notch, the method comprising: mirror-polishing a notch chamfered portion of the notch in a manner such that polishing progresses while a polishing pad extends over a first principal surface and a second principal surface of the wafer; polishing the first and second principal surfaces of the wafer; mirror-polishing an outer-periphery chamfered portion of an outer periphery of the wafer; and finish-polishing the first principal surface of the wafer, wherein the finish-polishing is performed after performing the mirror-polishing of the notch chamfered portion, the polishing of the first and second principal surfaces, and the mirror-polishing of the outer periphery chamfered portion in this order. 2. The manufacturing method of a wafer according to claim 1 , wherein the wafer is a silicon wafer. 3. A wafer comprising a notch, wherein an edge roll-off amount of a notch chamfered portion of the notch is smaller than an edge roll-off amount of an outer-periphery chamfered portion of an outer peripheral portion of the wafer.
by polishing · CPC title
by edge treatment, e.g. chamfering · CPC title
by grinding or lapping · CPC title
operating processes therefor · CPC title
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.