Organic light emitting display apparatus
US-2018212007-A1 · Jul 26, 2018 · US
US11950476B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11950476-B2 |
| Application number | US-202016851937-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 17, 2020 |
| Priority date | Jul 16, 2019 |
| Publication date | Apr 2, 2024 |
| Grant date | Apr 2, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display device includes a substrate; a transistor disposed on the substrate; a first insulating layer disposed on the transistor; and a first pixel electrode and a second pixel electrode disposed on the first insulating layer to be adjacent to each other. The first insulating layer includes a first opening between the first pixel electrode and the second pixel electrode.
Opening claim text (preview).
What is claimed is: 1. A display device, comprising: a substrate; a transistor disposed on the substrate and including a semiconductor layer, a gate electrode disposed on the semiconductor layer, and source and drain electrodes, disposed on the gate electrode; a gate insulating, layer disposed between the semiconductor layer and the gate electrode; an interlayer insulating aver dispose between the gate electrode and the source and drain electrodes; a first insulating layer disposed on at least one of a top s dace of the source electrode of the transistor and a top surface of the drain electrode of the transistor; a second insulating layer disposed between at least one of the top surface of the source electrode of the transistor and the top surface of the drain electrode of the transistor and the first insulating layer; a third insulating layer disposed on the first insulating layer; and a first pixel electrode and a second pixel electrode disposed on the first insulating layer to be adjacent to each other, wherein the first insulating layer includes a first opening disposed between the first pixel electrode and the second pixel electrode, the second insulating layer includes a portion completely overlapping the first opening, the third insulating layer includes a portion that directly contacts the second insulating layer, and the third insulating layer includes a groove or an opening that overlaps the first opening in a thickness direction of the substrate. 2. The display device of claim 1 , wherein the first pixel electrode does not overlap the first opening, and the second pixel electrode does not overlap the first opening. 3. The display device of claim 2 , wherein the third insulation layer includes a second opening that overlaps the first pixel electrode and the second pixel electrode. 4. The display device of claim 1 , wherein the first insulating layer includes a contact hole overlapping the source electrode or the drain electrode of the transistor, and the first opening is spaced apart from the contact hole. 5. The display device of claim 1 , wherein the first insulating layer includes an organic insulating material. 6. The display device of claim 1 , wherein the first opening is around a periphery of at least one of the first pixel electrode and the second pixel electrode. 7. The display device of claim 1 , further comprising a third pixel electrode disposed on the first insulating layer to be adjacent to the first pixel electrode and the second pixel electrode, wherein the first opening is disposed outside of an area between the first pixel electrode and the third pixel electrode. 8. The display device of claim 7 , wherein the first insulating layer is disposed continuously on the first pixel electrode and the third pixel electrode, in a plan view. 9. The display device of claim 1 , wherein the third insulating layer includes a second opening that overlaps the first pixel electrode and the second pixel electrode. 10. The display device of claim 9 , further comprising: a first emission member disposed on the first pixel electrode; a second emission member disposed on the second pixel electrode; and a common electrode disposed on the first and second emission members, wherein the common electrode includes a portion that contacts the second insulating layer through the opening that overlaps the first opening. 11. The display device of claim 1 , wherein the third insulating layer directly contacts second insulation layer in the first opening. 12. The display device of claim 1 , wherein the third insulating layer directly contacts both the first insulation layer and the second insulation layer in the first opening. 13. The display device of claim 1 , wherein the first opening completely surrounds the first pixel electrode. 14. A display device, comprising: a substrate; a transistor disposed on the substrate and including a semiconductor layer, a gate electrode disposed on the semiconductor layer, and source and drain electrode, disposed on the gate electrode; a gate insulating layer disposed between the semiconductor layer and the gate electrode; an interlayer insulating layer disposed between the gate electrode and the source and drain electrodes; a first insulating layer disposed on a one of a top surface of the source electrode of the transistor and a top surface of the drain electrode of the transistor; a second insulating layer disposed between at least one of the top surface of the source electrode of the transistor and the top surface of the drain electrode of and the first insulating layer; a third insulating layer disposed on the first insulating layer; and a first light emitting diode and a second light emitting diode disposed on the first insulating layer to be adjacent to each other, wherein the first insulating layer includes an opening between a first emission member of the first light emitting diode and a second emission member of the second light emitting diode, the second insulating layer includes a portion overlapping the opening to as to form a bottommost surface of the opening, the third insulating layer includes a portion that directly contacts the second insulating layer at a bottommost surface of the opening, and the third insulating layer includes a groove or an additional opening that overlaps the first opening in a thickness direction of the substrate. 15. The display device of claim 14 , wherein the first insulating layer and the second insulating layer each include a contact hole overlapping a source electrode or a drain electrode of the transistor, and the opening is spaced apart from the contact holes. 16. The display device of claim 15 , wherein the first light emitting diode includes: a first electrode disposed on the first insulating layer; and a second electrode disposed on the first emission member, wherein the first electrode is connected to the source electrode or the drain electrode through the contact holes. 17. The display device of claim 16 , wherein the first electrode does not overlap the opening. 18. The display device of claim 16 , wherein the opening is around a periphery of the first electrode. 19. The display device of claim 14 , further comprising a third light emitting diode disposed on the first insulating layer to be adjacent to the first light emitting diode and the second light emitting diode, wherein the third light emitting diode includes a third emission member, and the opening is disposed outside of an area between the first emission member and the third emission member. 20. The display device of claim 19 , wherein the first insulating layer is disposed continuously on the first emission member and the third emission member, in a plan view.
Electrodes · CPC title
Pixel-defining structures or layers, e.g. banks · CPC title
characterised by the geometrical arrangement of the RGB subpixels · CPC title
Connection of the pixel electrodes to the thin film transistors [TFT] · CPC title
Insulating layers formed between TFT elements and OLED elements · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.