Pixel compensation circuit and driving method thereof, and display device
US-2019114960-A1 · Apr 18, 2019 · US
US11922873B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11922873-B2 |
| Application number | US-202017764960-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 30, 2020 |
| Priority date | Oct 1, 2019 |
| Publication date | Mar 5, 2024 |
| Grant date | Mar 5, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A current control circuit for LED or OLED sub-pixels or pixels of an active matrix display is able to store bits or a bit of a control signal used to drive a pixel or sub-pixel, in a memory associated with each pixel or sub-pixel. The control circuit elements can be made compatible with thin-film processing such as to produce thin-film transistors.
Opening claim text (preview).
The invention claimed is: 1. A driver circuit or current control circuit for an active matrix display to drive pixels or sub-pixels of the active matrix display, the driver circuit or current control circuit comprising: a control element with a first control electrode, the first control electrode being configured to control flow of current through a light emitting element; a first storage element to store a first value of a control signal, said control signal being applied to the first control electrode of the control element; a second storage element to store a second value of the control signal; and a transfer element with a second control electrode to load the first storage element with the second value of the control signal, wherein the number of bits stored by the first storage element and/or the second storage element is less than the bit-depth of the resolution of the control signal; wherein the driver circuit or the control circuit is configured to modulate the current in the light emitting element in function of N1 bits+N2 bits, the N2 bits having less weight than the N1 bits; and wherein the driver circuit or the control circuit is configured: to control for each of the N 1 bits the current in the light emitting element by said N 1 bits, one bit at a time and during a time interval with a duration of at least T Min , and to control for each of the N 2 bits, the current in the light emitting element by said Na bits, one bit at a time and during a first time interval that is less than T Min , and to override said one of the N 2 bits during a second time interval that is less than T Min , the sum of the duration of the first time interval and the second time interval being equal to T Min . 2. The driver circuit or current control circuit according to claim 1 , wherein the active matrix display comprises columns C and rows R of pixels or subpixels, first second storage elements, first programmable memories or first flip-flops of adjacent pixels in the same column C or the same row R of an array of pixels being daisy chained. 3. The driver circuit or current control circuit according to claim 2 , wherein the daisy chain limits the number of separate tracks that would otherwise be required to control each pixel or sub-pixel of the array. 4. The driver circuit or current control circuit according to claim 1 , further configured so that the control signal applied to the first control electrode of the first control element by means of the first storage element can be overridden. 5. The driver circuit or current control circuit according to claim 4 , further comprising another switch, wherein overriding the control signal stored on the first storage element is done by means of the another switch that conditionally connects the first control electrode to an alternative control signal. 6. The driver circuit or current control circuit according to claim 5 , wherein the first storage element is a capacitor, and the another switch is a reset switch that shunts the first storage element. 7. The driver circuit or current control circuit according to claim 1 , further comprising means for updating the content of the second storage element, while the content of the first storage element is used to control the current in the light emitting element. 8. The driver circuit or current control circuit according to claim 7 , wherein each of the bits meant for the second storage element of a driver circuit or current control circuit in the same column or line in an array of driver circuit or current control circuits is applied sequentially to the input of the first second storage element or the first flip-flop in the column or line of current control circuits. 9. The driver circuit or current control circuit according to claim 7 , wherein the means to update the second storage element of the driver circuits or current control circuits in a column or line are configured so that N bits are presented sequentially at the input of the column or line wide shift register and shifted through the shift register by clocking the shift register with a series of N first clock signals. 10. The driver circuit or current control circuit according to claim 9 , further configured to then transfer the content of the second storage element to the first storage element. 11. The driver circuit or current control circuit according to claim 7 , wherein the shift registers of adjacent arrays are daisy chained. 12. A method to drive a driver circuit or a control circuit of a light emitting element in a display the method comprising the steps of: transferring a control signal from a second storage element to a first storage element; controlling the current in the light emitting element in function of said first control signal stored on a first storage element; and loading the second storage element with a second control signal while the current in the light emitting element is controlled by the first control signal; wherein the current in the light emitting element is modulated in function of N1 bits+N2 bits, the N2 bits having less weight than the N1 bits; and for each of the N 1 bits, the current in the light emitting element is controlled by said N 1 bits, one bit at a time and during a time interval with a duration of at least T Min , and for each of the N 2 bits, the current in the light emitting element is controlled by said N 2 bits, one bit at a time and during a first time interval that is less than T Min , and further comprising overriding said one of the N2 bits during a second time interval that is less than T Min , the sum of the duration of the first time interval and the second time interval being equal to T Min . 13. A method to modulate the current in a Light Emitting Element in function of N1 bits+N2 bits, the N2 bits having less weight than the N1 bits; the method comprising the steps: for each of the N 1 bits, the current in the light emitting element is controlled by said N 1 bits, one bit at a time and during a time interval with a duration of at least T Min , and for each of the N 2 bits, the current in the light emitting element is controlled by said N 2 bits, one bit at a time and during a first time interval that is less than T Min , and overriding said one of the N2 bits during a second time interval that is less than T Min , the sum of the duration of the first time interval and the second time interval being equal to T Min . 14. The method according to claim 13 , wherein a reset is used to override a drive signal before the end of T Min . 15. The method according to claim 12 , comprising two arrays of two tiles, and the method comprising connecting a shift register of one tile to a shift register of the next tile. 16. The method according to claim 15 , wherein the first switch is a PMOS transistor, and is closable by forcing ENB to a low state or ground. 17. The method according to claim 16 , wherein voltage which is stored across the first storage element is erased and updated in function of the signal at the output QB which is stored on the second storage element implemented as a flip-flop. 18. The method according to claim 17 , wherein the updated signal is applied to the control electrode of the control element for a time THold whereby THold can be the duration of a bit block or the duration of a PWM sub-period (T0, T1, T2, T3 . . . ). 19. The method according to claim 18 , wherein with the voltage at the control electrode or gate of the control element, current is allowed to flow through the light emitting device (LED)(ILED=IMa
with pixel circuitry controlling the current through the light-emitting element · CPC title
Static memory circuit, e.g. flip-flop · CPC title
Details of a shift registers arranged for use in a driving circuit · CPC title
Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes · CPC title
semiconductive, e.g. using light-emitting diodes [LED] · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.