Electronic devices having low refresh rate display pixels with reduced sensitivity to oxide transistor threshold voltage
US-10490128-B1 · Nov 26, 2019 · US
US11915645B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11915645-B2 |
| Application number | US-202017620599-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 25, 2020 |
| Priority date | Dec 25, 2020 |
| Publication date | Feb 27, 2024 |
| Grant date | Feb 27, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display panel includes a base, a plurality of sub-pixels and a plurality of gate control lines that are disposed on the base. Each sub-pixel includes a pixel circuit. The pixel circuit includes a driving transistor and at least one first switching transistor electrically connected to a control electrode of the driving transistor. Each pixel circuit is electrically connected to at least two gate control lines. A first switching transistor includes an active layer. The active layer includes an active layer body and at least one extension portion, and the active layer body includes at least one channel portion and at least one conductive portion. An extension portion is electrically connected to a conductive portion of the active layer body. At least a portion of an orthogonal projection of the extension portion on the base is overlapped with an orthogonal projection of a gate control line on the base.
Opening claim text (preview).
What is claimed is: 1. A display panel, comprising: a base; a plurality of sub-pixels disposed on the base, each sub-pixel including a pixel circuit, the pixel circuit including a driving transistor and at least one first switching transistor, and the at least one first switching transistor being electrically connected to a control electrode of the driving transistor; and a plurality of gate control lines disposed on the base, each pixel circuit being electrically connected to at least two gate control lines, wherein: a first switching transistor includes an active layer, the active layer includes an active layer body and at least one extension portion, and the active layer body includes at least one channel portion and at least one conductive portion; and an extension portion is electrically connected to a conductive portion of the active layer body, and at least a portion of an orthogonal projection of the extension portion on the base is overlapped with an orthogonal projection of a gate control line on the base, wherein: the at least one extension portion includes at least one first extension portion; the active layer body of the first switching transistor includes two channel portions and three conductive portions, and the three conductive portions and the two channel portions are electrically connected alternately in sequence; the orthogonal projection of the gate control line on the base is overlapped with orthogonal projections of the two channel portions of the first switching transistor on the base; and a first extension portion of the first switching transistor is electrically connected to a conductive portion located between the two channel portions of the first switching transistor, and at least a portion of an orthogonal projection of the first extension portion of the first switching transistor on the base is overlapped with the orthogonal projection of the gate control line on the base. 2. The display panel according to claim 1 , wherein: the three conductive portions of the first switching transistor are a first conductive portion, a second conductive portion and a third conductive portion, and the second conductive portion is located between the two channel portions of the first switching transistor; one end of the first extension portion is electrically connected to the second conductive portion, and another end of the first extension portion extends in a direction away from the second conductive portion; and the first extension portion is located between the first conductive portion and the third conductive portion, or on a side of the active layer body of the first switching transistor. 3. The display panel according to claim 1 , wherein: the at least one extension portion further includes at least one second extension portion; one of two conductive portions, located at two ends, of the first switching transistor is electrically connected to the control electrode of the driving transistor; and a second extension portion of the first switching transistor is electrically connected to the conductive portion that is electrically connected to the control electrode of the driving transistor in the three conductive portions, and at least a portion of an orthogonal projection of the second extension portion of the first switching transistor on the base is overlapped with the orthogonal projection of the gate control line on the base. 4. The display panel according to claim 3 , wherein: the three conductive portions of the first switching transistor are a first conductive portion, a second conductive portion and a third conductive portion, the second conductive portion is located between the two channel portions of the first switching transistor, and the first conductive portion is electrically connected to the control electrode of the driving transistor; one end of the second extension portion is electrically connected to the first conductive portion, and another end of the second extension portion extends in a direction away from the first conductive portion; and the second extension portion is located between the first conductive portion and the third conductive portion, or on a side of the active layer body of the first switching transistor. 5. The display panel according to claim 1 , further comprising: a plurality of initialization signal lines, each pixel circuit being further electrically connected to at least one initialization signal line, wherein: the at least two gate control lines electrically connected to the pixel circuit includes a first reset signal line; the at least one first switching transistor includes a first transistor; a control electrode of the first transistor is electrically connected to the first reset signal line, a first electrode of the first transistor is electrically connected to an initialization signal line, and a second electrode of the first transistor is electrically connected to the control electrode of the driving transistor; and at least a portion of an orthogonal projection of an extension portion of the first transistor on the base is overlapped with an orthogonal projection of the first reset signal line on the base. 6. The display panel according to claim 5 , wherein: the at least two gate control lines electrically connected to the pixel circuit further includes a gate scan line; the at least one first switching transistor further includes a second transistor, a control electrode of the second transistor is electrically connected to the gate scan line, a first electrode of the second transistor is electrically connected to a second electrode of the driving transistor, and a second electrode of the second transistor is electrically connected to the control electrode of the driving transistor; and at least a portion of an orthogonal projection of an extension portion of the second transistor on the base is overlapped with an orthogonal projection of the gate scan line on the base or at least a portion of the orthogonal projection of the extension portion of the second transistor on the base is overlapped with the orthogonal projection of the first reset signal line on the base. 7. The display panel according to claim 1 , further comprising a plurality of first voltage signal lines, a plurality of light-emitting control lines and a plurality of data lines, wherein: the at least two gate control lines electrically connected to the pixel circuit includes a second reset signal line; each pixel circuit is further electrically connected to a first voltage signal line; the pixel circuit further includes a storage capacitor; the storage capacitor including a first electrode plate and a second electrode plate arranged opposite to each other; the first electrode plate and the plurality of gate control lines are disposed in a same layer, and the first electrode plate is electrically connected to the control electrode of the driving transistor; the second electrode plate is disposed on a side of the first electrode plate away from the base, and the second electrode plate is electrically connected to the first voltage signal line; each pixel circuit is electrically connected to a light-emitting control line, a data line and the second reset signal line; and the pixel circuit further includes at least one second switching transistor, and each second switching transistor is electrically connected to a first electrode or a second electrode of the driving transistor. 8. A display apparatus, comprising the display panel according to claim 1 . 9. A pixel circuit, comprising: a driving sub-circuit configured to generate a driving current; a storage sub-circuit electrically connected to the driving sub-circuit and a first voltage signal line, wherein the storage sub-c
with pixel circuitry controlling the current through the light-emitting element · CPC title
comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO · CPC title
integrated with passive devices, e.g. auxiliary capacitors · CPC title
wherein the TFTs are in active matrices · CPC title
Layout of electrodes and connections · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.