Micro led display panel
US-2024371838-A1 · Nov 7, 2024 · US
US11888094B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11888094-B2 |
| Application number | US-202117445691-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 23, 2021 |
| Priority date | Jun 6, 2014 |
| Publication date | Jan 30, 2024 |
| Grant date | Jan 30, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A flip-chip light emitting diode (LED) includes: a sapphire substrate having an edge; an epitaxial layer over the substrate, wherein the epitaxial layer comprises: a first semiconductor layer, a second semiconductor layer, and a light emitting layer between the first semiconductor layer and the second semiconductor layer, wherein the epitaxial layer is divided into an epitaxial bulk layer and a barrier structure; and an insulating layer over the epitaxial bulk layer, wherein a portion of the insulating layer that covers a sidewall of the epitaxial bulk layer is separated from the edge of the substrate by the barrier structure.
Opening claim text (preview).
What is claimed is: 1. A flip-chip light emitting diode (LED) comprising: a sapphire substrate having a lateral vertical edge; an epitaxial layer over the sapphire substrate, wherein the epitaxial layer comprises: a first semiconductor layer, a second semiconductor layer, and a light emitting layer between the first semiconductor layer and the second semiconductor layer, wherein the epitaxial layer is divided into an epitaxial bulk layer and a barrier structure; and an insulating layer over the epitaxial bulk layer, wherein a portion of the insulating layer that covers a sidewall of the epitaxial bulk layer is separated from the lateral vertical edge of the sapphire substrate by the barrier structure; and wherein the insulating layer is a distributed Bragg reflective layer, which is formed over the epitaxial layer prior to forming at least one opening structure. 2. The flip-chip LED of claim 1 , the at least one opening structure further comprising a plurality of opening structures at an edge of the epitaxial layer and extending to a surface of the sapphire substrate, thereby exposing a portion of a sidewall of the epitaxial layer and a portion of the surface of the sapphire substrate, such that the epitaxial bulk layer is completely isolated from the barrier structure and is different from the barrier structure. 3. The flip-chip LED of claim 2 , wherein the plurality of opening structures comprise at least one of a “U”-shaped, a “V”-shaped, or a “W”-shaped opening. 4. The flip-chip LED of claim 1 , further comprising a metal electrode formed over the epitaxial layer after the insulating layer is formed. 5. A fabrication method of the flip-chip LED of claim 1 , the method comprising: providing the sapphire substrate; fabricating the epitaxial layer over the sapphire substrate, wherein the epitaxial layer comprises: a first semiconductor layer, a second semiconductor layer, and a light emitting layer between the first semiconductor layer and the second semiconductor layer; etching at least one opening structure downward from a surface of the epitaxial layer, to a surface of the sapphire substrate, thereby exposing the portion of the side wall of the epitaxial layer and the portion of the surface of the sapphire substrate, such that the epitaxial layer is divided into the epitaxial bulk layer and the barrier structure; and depositing the insulating layer on the at least one opening structure as a metal electrode isolating layer. 6. The fabrication method of claim 5 , wherein the barrier structure is configured to avoid short-circuit of the flip-chip LED caused by overflow of solder paste or other solid crystal conductive materials during usage of the flip-chip LED and improve reliability and yield of the flip-chip LED. 7. The fabrication method of claim 6 , wherein the plurality of opening structures comprise at least one of a “U”-shaped, a “V”-shaped, or a “W”-shaped opening. 8. The fabrication method of claim 7 , further comprising forming the distributed Bragg reflective layer over the epitaxial layer prior to forming the at least one opening structure. 9. The fabrication method of claim 8 , further comprising forming a metal electrode over the epitaxial layer after the insulating layer is formed. 10. The fabrication method of claim 9 , wherein the insulating layer is formed over the at least one opening structure and covering the exposed portion of the sidewall of the epitaxial layer and the exposed portion of the surface of the sapphire substrate. 11. The fabrication method of claim 10 , wherein the distributed Bragg reflective layer comprises alternatingly stacked SiO 2 and TiO 2 layers. 12. The fabrication method of claim 8 , wherein the distributed Bragg reflective layer is discontinuous at least laterally over a bottom of the at least one plurality of opening structures and is present between two of the plurality of opening structures.
Reflective materials · CPC title
of coatings · CPC title
of electrodes · CPC title
characterised by their shape · CPC title
characterised by their shape, e.g. curved or truncated substrates · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.