Display substrate, method of forming display substrate, and display device
US-2021335989-A1 · Oct 28, 2021 · US
US11875752B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11875752-B2 |
| Application number | US-202017258851-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 25, 2020 |
| Priority date | Mar 25, 2020 |
| Publication date | Jan 16, 2024 |
| Grant date | Jan 16, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display panel, a manufacture method thereof and a display device are provided. The display panel includes multiple subpixel zones and a reset signal line pattern, an initialization signal line pattern and a conductive connecting part pattern in each of the subpixel zones. The initialization signal line pattern includes a first body portion and a first protruding portion coupled to each other. The orthographic projection of the first body portion onto the base is between the orthographic projection of the first protruding portion onto the base and the orthographic projection of the reset signal line pattern onto the base. The orthographic projection of a first end portion of the conductive connecting part pattern onto the base and the orthographic projection of the first protruding portion onto the base have a first overlapped region.
Opening claim text (preview).
What is claimed is: 1. A display panel, comprising: a base, and functional film layers disposed on the base, wherein the display panel further comprises a plurality of subpixel zones arranged in an array; the functional film layers comprise: a reset signal line layer, an initialization signal line layer, and a conductive connecting part layer; the reset signal line layer comprises a reset signal line pattern disposed in each of the plurality of subpixel zones, the reset signal line pattern extends along a first direction; the initialization signal line layer comprises an initialization signal line pattern disposed in each of the plurality of subpixel zones, the initialization signal line pattern comprises a first body portion and a first protruding portion coupled to each other, the first body portion extends along the first direction, and in the same subpixel zone, an orthographic projection of the first body portion onto the base is between an orthographic projection of the first protruding portion onto the base and an orthographic projection of the reset signal line pattern onto the base; and the conductive connecting part layer comprises a conductive connecting part pattern disposed in each of the plurality of subpixel zones, in the same subpixel zone, an orthographic projection of the first end portion of the conductive connecting part pattern onto the base and the orthographic projection of the first protruding portion onto the base have a first overlapped region, in the first overlapped region, the first end portion is coupled to the first protruding portion and a second end portion of the conductive connecting part pattern is coupled to a target coupling part in the subpixel zone where the conductive connecting part pattern is located, the orthographic projection of the reset signal line pattern onto the base is between an orthographic projection of the target coupling part onto the base and an orthographic projection of the initialization signal line pattern onto the base. 2. The display panel according to claim 1 , further comprising: a plurality of light-emitting elements in a one-to-one correspondence with the plurality of subpixel zones, wherein the plurality of light-emitting elements are positioned on a side of the functional film layer facing away from the base; and a plurality of subpixel driving circuits in a one-to-one correspondence with the plurality of subpixel zones, wherein each of the plurality of subpixel driving circuits comprises a seventh transistor, a gate electrode of the seventh transistor is coupled to the corresponding reset signal line pattern, a first electrode of the seventh transistor acts as the target coupling part, a second electrode of the seventh transistor extends along a second direction and is coupled to an anode of the corresponding light-emitting element; the conductive connecting part pattern further comprises a second body portion connected between the first end portion and the second end portion, the second body portion extends along the second direction; in the same subpixel zone, along the first direction, the first end portion of the conductive connecting part pattern protrudes from the second body portion in a direction away from the second electrode of the seventh transistor. 3. The display panel according to claim 2 , wherein the functional film layers further comprise a data line pattern in each of the plurality of subpixel zones, the data line pattern comprises a portion that extends along the second direction; the orthographic projection of the initialization signal line pattern onto the base and an orthographic projection of the conductive connecting part pattern onto the base have a third overlapped region; and the orthographic projection of the initialization signal line pattern onto the base and an orthographic projection of the data line pattern onto the base have a fourth overlapped region; a width of the initialization signal line pattern along the second direction in the fourth overlapped region is less than a width of the initialization signal line pattern along the second direction in the third overlapped region. 4. The display panel according to claim 2 , wherein in the same subpixel zone, there is a first gap between an orthographic projection of the second body portion onto the base and an orthographic projection of the second electrode of the seventh transistor onto the base, and the first gap is greater than a threshold value. 5. The display panel according to claim 1 , further comprising: a plurality of subpixel driving circuits in a one-to-one correspondence with the plurality of subpixel zones, wherein each of the plurality of subpixel driving circuits comprises a driving transistor and a second transistor; a gate electrode of the second transistor is coupled to the reset signal line pattern in a previous subpixel zone adjacent along a second direction, a first electrode of the second transistor acts as the target coupling part in the previous subpixel zone, and a second electrode of the second transistor is coupled to a gate electrode of the driving transistor; and the second transistor comprises two semiconductor portions disposed in a spaced manner along the first direction and a first conductor portion connected to the two semiconductor portions, and an orthographic projection of the first conductor portion onto the base does not overlap with an orthographic projection of the first protruding portion in the previous subpixel zone onto the base. 6. The display panel according to claim 5 , wherein the orthographic projection of the first conductor portion onto the base overlaps with an orthographic projection of the first end portion of the conductive connecting part pattern in the previous subpixel zone onto the base. 7. The display panel according to claim 5 , wherein the initialization signal line pattern further comprises a second protruding portion coupled to the first body portion, in the same subpixel zone, an orthographic projection of the second protruding portion onto the base is between the orthographic projection of the first body portion onto the base and the orthographic projection of the reset signal line pattern onto the base, and the orthographic projection of the first conductor portion onto the base overlaps with the orthographic projection of the second protruding portion onto the base. 8. The display panel according to claim 5 , wherein the conductive connecting part pattern further comprises a second body portion connected between the first end portion and the second end portion, the second body portion extends along the second direction; an end of the first conductor portion that is close to the conductive connecting part pattern in the previous subpixel zone extends along the second direction, there is a second gap between an orthographic projection of the end onto the base and the orthographic projection of the second body portion of the conductive connecting part pattern onto the base, and the second gap is greater than a threshold value. 9. The display panel according to claim 5 , wherein in the same subpixel zone, the orthographic projection of the first end portion of the conductive connecting part pattern onto the base and the orthographic projection of the first body portion of the initialization signal line pattern onto the base further have a second overlapped region; and the functional film layers further comprise a first connecting hole in each of the plurality of subpixel zones, in the same subpixel zone, an orthographic projection of the first connecting hole onto the base overlaps with the first overlapped region and the second overlapped region respectively, and the first end portion of the conductive connecting part pa
Interconnections, e.g. scanning lines · CPC title
wherein the TFTs are in active matrices · CPC title
integrated with passive devices, e.g. auxiliary capacitors · CPC title
Details of drivers for data electrodes · CPC title
with pixel circuitry controlling the current through the light-emitting element · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.