Integration of semiconductor membranes with piezoelectric substrates
US-2021367138-A1 · Nov 25, 2021 · US
US11864465B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11864465-B2 |
| Application number | US-202016881305-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 22, 2020 |
| Priority date | May 22, 2020 |
| Publication date | Jan 2, 2024 |
| Grant date | Jan 2, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Piezoelectrically actuated devices constructed from thin semiconductor membranes bonded directly to piezoelectric substrates are provided. Methods for fabricating these devices are also provided. The bonding of the semiconductor to the piezoelectric material does not require the use of any intermediate layers, such as bonding agents.
Opening claim text (preview).
What is claimed is: 1. A piezoelectric transducer comprising: a piezoelectric substrate consisting of a piezoelectric material and having a surface with a surface roughness of no greater than 100 nm RMS; a semiconductor membrane having a thickness of 5 μm or less bonded directly to the piezoelectric material at the surface, such that no other material is applied or inserted between the piezoelectric material and the semiconductor membrane; and a set of electrodes in electrical communication with the piezoelectric substrate and configured to apply an electric signal to the piezoelectric substrate. 2. The transducer of claim 1 , wherein the surface has a surface roughness of no greater than 50 nm RMS. 3. The transducer of claim 1 , wherein the semiconductor membrane has a thickness of no greater than 500 nm. 4. The transducer of claim 3 , wherein the semiconductor membrane has a thickness of no greater than 100 nm. 5. The transducer of claim 1 , wherein the semiconductor membrane comprises a Group IV semiconductor. 6. The transducer of claim 5 , wherein the semiconductor membrane is a silicon membrane. 7. The transducer of claim 1 , wherein the piezoelectric material is doped or undoped lead zirconium titanate. 8. The transducer of claim 7 , wherein the semiconductor membrane is a silicon membrane. 9. The transducer of claim 1 further comprising an external voltage source configured to apply a voltage across the piezoelectric substrate. 10. The transducer of claim 1 further comprising one or more electronic devices integrated into the semiconductor membrane. 11. The transducer of claim 1 , wherein an aperture is defined in the piezoelectric substrate and a portion of the semiconductor membrane is suspended over the aperture. 12. The transducer of claim 11 , wherein one or more holes are defined in the portion of the semiconductor membrane that is suspended over the aperture. 13. The transducer of claim 1 , wherein the piezoelectric material is lead zirconium titanate lithium niobate, lead magnesium niobate-lead titanate (PMN-PT), lead zinc niobate lead titanate (PZN-PT), LiNbO 3 , gallium phosphate, quartz, or tourmaline.
by laminating or bonding of piezoelectric or electrostrictive bodies · CPC title
using only longitudinal or thickness displacement, e.g. d33 or d31 type devices · CPC title
Circuitry or processes for operating piezoelectric or electrostrictive devices not otherwise provided for, e.g. drive circuits · CPC title
Lead-zirconium titanate [PZT] based · CPC title
Further connection or lead arrangements, e.g. flexible wiring boards, terminal pins · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.