Systems and methods for linear variable gain amplifier
US-11463059-B1 · Oct 4, 2022 · US
US11855598B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11855598-B2 |
| Application number | US-202217895771-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 25, 2022 |
| Priority date | Mar 23, 2021 |
| Publication date | Dec 26, 2023 |
| Grant date | Dec 26, 2023 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A variable gain amplifier includes input terminals configured to receive a differential input of the variable gain amplifier, output terminals configured to generate a differential output of the variable gain amplifier, the differential output having a gain applied by the variable gain amplifier to the differential input, and an impedance ladder circuit coupled to the input terminals, the impedance ladder circuit comprising a plurality of semiconductor switches configured to receive respective control signals based on a control voltage. The plurality of semiconductors switches are responsive to the respective control signals to adjust the gain of the variable gain amplifier and configured with a predetermined exponential scale such that the impedance ladder circuit causes a slope of the gain of the variable gain amplifier relative to the control voltage to be generally linear.
Opening claim text (preview).
What is claimed is: 1. A variable gain amplifier comprising: input terminals configured to receive a differential input of the variable gain amplifier; output terminals configured to generate a differential output of the variable gain amplifier, the differential output being based on a gain applied by the variable gain amplifier to the differential input; and an impedance ladder circuit connected to the input terminals, the impedance ladder circuit comprising a plurality of semiconductor switches configured to receive respective control signals based on a control voltage, the plurality of semiconductors switches configured to have an overall degeneration resistance that is exponentially dependent on the control voltage, and being responsive to the respective control signals to adjust the gain of the variable gain amplifier. 2. The variable gain amplifier of claim 1 , wherein: the plurality of semiconductor switches comprise switch 1 , switch 2 , . . . , having respect sizes, each of the sizes referring to a width of a respective one of the plurality of semiconductor switches relative to a length of the respective one of the plurality of semiconductor switches; and the plurality of semiconductor switches exponentially increase in size from switch 1 to switch N . 3. The variable gain amplifier of claim 1 , wherein the plurality of semiconductor switches comprise switch 1 , switch 2 , . . . , switch N having respective resistances and corresponding strengths, the resistances decrease exponentially from switch 1 to switch N , and the strengths exponentially increase from switch 1 to switch N . 4. The variable gain amplifier of claim 1 , wherein the plurality of semiconductor switches are metal oxide semiconductor switches. 5. The variable gain amplifier of claim 1 , further comprising a degeneration resistor connected in parallel with the impedance ladder circuit, wherein the gain of the variable gain amplifier is based on a resistance of the parallel coupling of the impedance ladder circuit and the degeneration resistor. 6. The variable gain amplifier of claim 1 , wherein each of the plurality of semiconductor switches are connected to receive a different one of the respective control signals to adjust the gain of the variable gain amplifier. 7. The variable gain amplifier of claim 1 , further comprising a control circuit configured to i) receive the control voltage, ii) apply a ramp gain to the control voltage to generate a ramp voltage, and iii) ramp each of the respective control signals upward or downward based on the control voltage. 8. The variable gain amplifier of claim 7 , further comprising a plurality of reference resistors connected to an output of the control circuit and configured to generate the respective control signals based on the ramp voltage. 9. The variable gain amplifier of claim 8 , further comprising a first reference current source and a second reference current source connected to the plurality of reference resistors and configured to regulate the respective control signals. 10. The variable gain amplifier of claim 8 , further comprising a plurality each of the plurality of taps is connected to a corresponding pair of the plurality of reference resistors; and each of the respective control signals are output from a respective one of the plurality of taps. 11. The variable gain amplifier of claim 7 , wherein the plurality of taps provide different voltages respectively to the plurality of semiconductor switches. 12. The variable gain amplifier of claim 7 , wherein the control circuit comprises a digital-to-analog converter configured to convert a digital control code to the control voltage. 13. The variable gain amplifier of claim 12 , wherein the control circuit comprises an operational transconductance amplifier configured to function as a unity gain buffer for the control voltage. 14. The variable gain amplifier of claim 13 , wherein the operational transconductance amplifier is configured in a feedback loop. 15. The variable gain amplifier of claim 1 , wherein the impedance ladder circuit does not include a switchable resistor array. 16. The variable gain amplifier of claim 1 , further comprising a bias loop connected to the impedance ladder circuit and configured to generate a bias current input to the impedance ladder circuit. 17. The variable gain amplifier of claim 1 , wherein: the overall degeneration resistance is based on a nonzero base number raised to an exponent; and the exponent is based on the control voltage. 18. The variable gain amplifier of claim 1 , wherein exponential dependence of the overall degeneration resistance satisfies R DEG ≈R C 10 (mV CTRL +b) , where i) R DEG is the overall degeneration resistance, ii) V CTRL is the control voltage, iii) RC is a constant, and iv) m is the slope and b is the y-intercept of a corresponding linear relationship between the overall degeneration resistance and the control voltage on a decibel scale. 19. The variable gain amplifier of claim 1 , wherein the impedance ladder circuit is absent resistors connected in series with the plurality of semiconductor switches. 20. The variable gain amplifier of claim 1 , wherein the impedance ladder circuit is absent any resistor. 21. The variable gain amplifier of claim 1 , further comprising a first source terminal and a second source terminal, wherein: the plurality of semiconductor switches are connected in parallel between the first source terminal and the second source terminal; the plurality of semiconductor switches comprise i) respective first terminals connected to the first source terminal, and ii) respective second terminals connected to the second source terminal; each connection between the respective first terminals and the first source terminal is absent a resistor; and each connection between the respective second terminals and the second source terminal is absent a resistor. 22. The variable gain amplifier of claim 1 , further comprising a series of resistors providing the respective control signals based on the control voltage, the series of resistors including an even number of resistors, and the control voltage being provided to a center tap between a first half of the series of resistors and a second half of the series of resistors. 23. The variable gain amplifier of claim 22 , wherein the first half of the series of resistors comprises two resistors and the second half of the series of resistors comprises another two resistors. 24. The variable gain amplifier of claim 22 , further comprising: a first current source connected to a first end of the series of resistors; and a second current source connected to a second end of the series of resistors. 25. The variable gain amplifier of claim 1 , further comprising a control circuitry configured to receive a control code, to generate the control voltage based on the control code, and to change the overall degeneration resistance relative to the control voltage linearly on a decibel scale by turning on the plurality of semiconductor switches from a smallest one of the plurality of semiconductor switches to a largest one of the plurality of semiconductor switches as the control code increases. 26. The variable gain amplifier of claim 25 , wherein the control circuitry is configured to enable constant output voltage swing at the differential output for different channel lengths by ad
in high-frequency amplifiers or in frequency-changers (H03G3/3052, H03G3/32, H03G3/34 take precedence) · CPC title
using discontinuously variable devices, e.g. switch-operated · CPC title
Digital control of analog signals · CPC title
Long tailed pairs (H03F3/4521, H03F3/45237 take precedence) · CPC title
by switching impedance in feedback loop · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.