Display device and manufacturing method thereof

US11852932B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11852932-B2
Application numberUS-202218089629-A
CountryUS
Kind codeB2
Filing dateDec 28, 2022
Priority dateOct 1, 2012
Publication dateDec 26, 2023
Grant dateDec 26, 2023

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In a display device having high reliability, even if being a narrow framing type, and a method for manufacturing thereof, having a display panel, being made up with a first substrate 101 and a second substrate 201 , which are adhered with using a seal 301 , a main SOC 302 is disposed like a wall, on a peripheral end portion of the first substrate 101 and the second substrate 201 , and the seal 301 is disposed inwardly of the main SOC 302 . Also, in a method for manufacturing thereof, the main SOC 302 is formed in a region including a cutting plane between the display panel regions neighboring with, and on the cutting plane is made the cutting thereof.

First claim

Opening claim text (preview).

What is claimed is: 1. A display device comprising: a first substrate including a glass substrate, a first film, a second film, a first wiring, and a second wiring; a second substrate opposing the first substrate; and a seal between the first substrate and the second substrate, wherein the first film is between the glass substrate and the second film, the first wiring is between the glass substrate and the first film, the second wiring is between the first film and the second film, the second film has a groove, the groove overlaps the seal, each of the first wiring and the second wiring overlaps the seal, and each of the first wiring and the second wiring does not overlap the groove. 2. The display device of claim 1 , wherein the first substrate further includes a pixel region inside of the seal, the glass substrate has a first outside edge, the groove is located between the first outside edge of the glass substrate and the pixel region, and the first wiring and the second wiring are located between the groove and the pixel region. 3. The display device of claim 2 , wherein the second film is an organic passivation film. 4. The display device of claim 3 , wherein the first substrate further includes a first alignment film, and the first alignment film overlaps the outside edge of the glass substrate. 5. The display device of claim 3 , wherein the second substrate includes a spacer, the spacer has a cutting plane, and the cutting plane of the spacer overlaps the outside edge of the glass substrate. 6. The display device of claim 5 , wherein the groove of the second film is located between the spacer and the display region, the spacer does not overlap each of the first wiring and the second wiring, the groove does not overlap the spacer, the spacer has a side surface opposed to the cutting plane, and the side surface of the spacer is in contact with the seal. 7. The display device of claim 3 , wherein the second substrate includes black matrix, the black matrix overlaps the first wiring and the second wiring, and the black matrix does not overlap the groove. 8. The display device of claim 5 , wherein the second substrate further includes black matrix, the black matrix overlaps the first wiring and the second wiring, and the black matrix does not overlap the groove. 9. The display device of claim 5 , wherein the spacer does not overlap the black matrix. 10. The display device of claim 3 , wherein the groove does not overlap the outside edge of the glass substrate, and the second film overlaps the outside edge of the glass substrate. 11. The display device of claim 4 , wherein the second substrate includes a spacer, the spacer has a cutting plane, and the cutting plane of the spacer overlaps the outside edge of the glass substrate. 12. The display device of claim 11 , wherein a top surface of the spacer is in contact with the alignment film of the first substrate. 13. The display device of claim 1 , wherein the first wiring is a gate wiring, and the second wiring is a drain wiring. 14. The display device of claim 1 , wherein the groove has a plurality of grooves at least two or more, and the plurality of grooves do not overlap the first wiring and the second wiring.

Assignees

Inventors

Classifications

  • Drivers integrated on the active matrix substrate (G02F1/136277 takes precedence) · CPC title

  • Surface-induced orientation of the liquid crystal molecules, e.g. by alignment layers · CPC title

  • G02F1/1339Primary

    Gaskets; Spacers; Sealing of cells · CPC title

  • Filling or closing of cells · CPC title

  • Circuit arrangements or driving methods for the control of single liquid crystal cells (G02F1/132, G02F1/133382 take precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11852932B2 cover?
In a display device having high reliability, even if being a narrow framing type, and a method for manufacturing thereof, having a display panel, being made up with a first substrate 101 and a second substrate 201 , which are adhered with using a seal 301 , a main SOC 302 is disposed like a wall, on a peripheral end portion of the first substrate 101 and the second substrate 201 , and …
Who is the assignee on this patent?
Japan Display Inc
What technology area does this patent fall under?
Primary CPC classification G02F1/13454. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 26 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).