System for estimating a number of shorted turns in a permanent magnet synchronous motor with inter turn short circuit faults

US11843339B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11843339-B2
Application numberUS-202117152947-A
CountryUS
Kind codeB2
Filing dateJan 20, 2021
Priority dateJan 20, 2021
Publication dateDec 12, 2023
Grant dateDec 12, 2023

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A system and method estimate the fault severity index and consequently the number of shorted turns in permanent magnet motors (PMSM) with inter turn short circuit fault (ITSC). In this method, the machine is excited with DC current at stand still conditions to obtain the winding resistance seen by the d-axis of the machine. The estimated d-axis resistance contains useful information pertaining to the fault severity index, and is used to extract the fault severity index and the number of shorted turns in the faulty motor. The method enables the estimation of fault severity index without complex modeling with different machine prototypes, or FEA models to analyze the relationship between machine currents and short circuit current. To enhance the accuracy of the estimation method, this disclosure addresses issues associated with inverter non-linearity effects such as distortion voltage due to dead time effects and voltage drops across the switching devices.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method that estimates fault severity in a motor, the method comprising: exciting the motor with DC voltage at standstill to create a resulting DC current; calculating a phase resistance of the motor using the resulting DC current; and estimating the fault severity of inter turn short circuit (ITSC) faults as a fault severity index based on a winding resistance as seen by a d-axis of the motor, wherein the winding resistance is calculated based at least on the calculated phase resistance of the motor. 2. The method of claim 1 , wherein the estimating of the fault severity is further based on an operating speed of the motor. 3. The method of claim 1 , wherein the fault severity index is given by right side fraction of the equation, 2 3 ⁢ η = 1 - R sk R s , where Rah is resistance of healthy coils in the motor and Rs is the phase resistance of the motor. 4. The method of claim 1 , wherein the motor is an AC motor. 5. The method of claim 4 , wherein the AC motor is a Permanent Magnet Synchronous Motor (PMSM). 6. The method of claim 1 , wherein the fault severity is estimated further based on self inductance of shorted turns. 7. The method of claim 1 , wherein the PMSM is modeled as a 3-phase inverter (VSI) that generates three parallel currents ia, ib, and is through three resistors Rah, Rs, and Rs respectively, wherein the Rs resistors are connected in series to inductors Lss and AC voltage sources eb, and ec, wherein the Rah resistor is in parallel with the Rs resistors and in series with an inductor Lah and AC voltage source eah, and wherein the output from the AC voltage source eah travels through resistor Rf to generate generating current if, and in parallel resistor raf, inductor Laf, and AC voltage source eaf all in series. 8. The method of claim 1 , wherein the estimation of the fault severity is further based on short circuit current. 9. The method of claim 1 , wherein the calculation is carried out in a microcontroller. 10. The method of claim 9 , wherein the estimation is carried out in a microcontroller. 11. The method of claim 1 , wherein a number of shorted coils in the motor is based on the fault severity index.

Assignees

Inventors

Classifications

  • H02P29/024Primary

    Detecting a fault condition, e.g. short circuit, locked rotor, open circuit or loss of load · CPC title

  • Synchronous machines, e.g. with permanent magnets or DC excitation · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11843339B2 cover?
A system and method estimate the fault severity index and consequently the number of shorted turns in permanent magnet motors (PMSM) with inter turn short circuit fault (ITSC). In this method, the machine is excited with DC current at stand still conditions to obtain the winding resistance seen by the d-axis of the machine. The estimated d-axis resistance contains useful information pertaining …
Who is the assignee on this patent?
Univ Texas
What technology area does this patent fall under?
Primary CPC classification H02P29/024. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 12 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).