Latched transistor driving for high frequency ac driving of ewod arrays
US-2021256920-A1 · Aug 19, 2021 · US
US11790837B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11790837-B2 |
| Application number | US-202217878515-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 1, 2022 |
| Priority date | Oct 12, 2018 |
| Publication date | Oct 17, 2023 |
| Grant date | Oct 17, 2023 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A pixel includes first and second sub-emission areas enclosed by a bank; a first light source unit disposed in the first sub-emission area, and including at least one first light emitting element connected between at least one first split electrode and a second power supply; a second light source unit disposed in the second sub-emission area, and including at least one second light emitting element connected between at least one second split electrode and the second power supply; a first driving circuit connected between a first power supply and the at least one first split electrode, and supplying a first driving current to the first light source unit in response to a first data signal; and a second driving circuit connected between the first power supply and the second split electrode, and supplying a second driving current to the second light source unit in response to a second data signal.
Opening claim text (preview).
What is claimed is: 1. A pixel comprising: a first sub-emission area and a second sub-emission area; a first light source unit disposed in the first sub-emission area, the first light source unit including at least one first light emitting element electrically connected between at least one first split electrode and a second power supply; a second light source unit disposed in the second sub-emission area, the second light source unit including at least one second light emitting element electrically connected between at least one second split electrode separated from the at least one first split electrode and the second power supply; a first driving circuit electrically connected between a first power supply and the at least one first split electrode, and supplying a first driving current to the first light source unit in response to a first data signal supplied to a first data line; and a second driving circuit electrically connected between the first power supply and the at least one second split electrode, and supplying a second driving current to the second light source unit in response to a second data signal supplied to a second data line, wherein a data driver generates the first data signal and the second data signal corresponding to frame data which is each pixel data in response to input image data, and the second data signal includes a signal for blocking supply of a driving current to the second light source unit when the frame data includes a grayscale value less than a reference grayscale value. 2. The pixel according to claim 1 , wherein the first data signal is a data signal obtained by applying a first gamma value to each pixel data, and the second data signal is a data signal obtained by applying a second gamma value to each pixel data. 3. The pixel according to claim 1 , wherein the first driving circuit comprises: a first driving transistor electrically connected between the first power supply and the at least one first split electrode, the first driving transistor comprising a gate electrode electrically connected to a first node; a first switching transistor electrically connected between one electrode of the first driving transistor and the first data line, the first switching transistor comprising a gate electrode electrically connected to a scan line; and a first capacitor electrically connected between the first power supply and the first node. 4. The pixel according to claim 3 , wherein the second driving circuit comprises: a second driving transistor electrically connected between the first power supply and the at least one second split electrode, the second driving transistor comprising a gate electrode electrically connected to a second node; a second switching transistor electrically connected between one electrode of the second driving transistor and the second data line, the second switching transistor comprising a gate electrode electrically connected to the scan line; and a second capacitor electrically connected between the first power supply and the second node. 5. The pixel according to claim 1 , wherein a surface area of the first sub-emission area and a surface area of the second sub-emission area are equal to each other, a number of the at least one first split electrode and a number of the at least one second split electrode are equal to each other, and a size of the at least one first split electrode and a size of the at least one second split electrode are equal to each other. 6. The pixel according to claim 1 , wherein a surface area of the first sub-emission area and a surface area of the second sub-emission area are different from each other, a number of the at least one first split electrode and a number of the at least one second split electrode are different from each other, and a size of the at least one first split electrode and a size of the at least one second split electrode are different from each other. 7. The pixel according to claim 1 , further comprising a diode electrically connected in a direction between the first data line and the second data line. 8. The pixel according to claim 7 , wherein the first and second data signals have different voltage levels. 9. A display device comprising: a timing controller that outputs frame data in response to input image data; a data driver that generates at least one data signal for each pixel in response to the frame data, and outputs the data signal to data lines; and a plurality of pixels each electrically connected to at least one data line and emitting light of a luminance corresponding to each of the at least one data signal supplied to the at least one data line, wherein each of the plurality of pixels comprises: a first sub-emission area and second sub-emission area; a first light source unit disposed in the first sub-emission area, the first light source unit including at least one first light emitting element electrically connected between at least one first split electrode and a second power supply; a second light source unit disposed in the second sub-emission area, the second light source unit including at least one second light emitting element electrically connected between at least one second split electrode separated from the at least one first split electrode and the second power supply; a first driving circuit electrically connected between a first power supply and the at least one first split electrode, and supplying a first driving current to the first light source unit in response to a first data signal supplied to a first data line; and a second driving circuit electrically connected between the first power supply and the at least one second split electrode, and supplying a second driving current to the second light source unit in response to a second data signal supplied to a second data line, wherein, the data driver generates the first data signal and the second data signal corresponding to the frame data, and the second data signal includes a signal for blocking supply of a driving current to the second light source unit when the frame data includes a grayscale value less than a reference grayscale value. 10. The display device according to claim 9 , wherein each of the plurality of pixels is electrically connected to two different channels of the data driver through the first and the second data lines. 11. The display device according to claim 9 , wherein the timing controller comprises: a gamma storage that stores a first gamma value and a second gamma value different from each other for each of the plurality of pixels; and a data converter that generates first and second converted data by respectively applying the first and the second gamma values to pixel data corresponding to each of the plurality of pixels. 12. The display device according to claim 11 , wherein the data driver generates the first and the second data signals respectively in response to the first and the second converted data, and the data driver outputs the first and the second data signals respectively to the first and the second data lines. 13. The display device according to claim 9 , wherein the data driver generates the first and the second data signals by respectively applying first and second gamma values to pixel data corresponding to each of the plurality of pixels, and the data driver outputs the first and the second data signals respectively to the first and the second data lines. 14. The display device according to claim 9 , wherein each of the plurality of pixels comprises a diode electrically connected in a direction between the first data line and the second data line.
Package configurations · CPC title
Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters · CPC title
for the purpose of adaptation to the characteristics of a display device, i.e. gamma correction · CPC title
Two-dimensional arrangements, e.g. asymmetric LED layout · CPC title
semiconductive, e.g. using light-emitting diodes [LED] · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.