Right angle sidewall and button interconnects for molded SiPs

US11765838B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11765838-B2
Application numberUS-202117407670-A
CountryUS
Kind codeB2
Filing dateAug 20, 2021
Priority dateAug 20, 2021
Publication dateSep 19, 2023
Grant dateSep 19, 2023

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Electronic modules and methods of fabrication are described. In an embodiment, an electronic module includes a molded system-in-package, and a flexible circuit mounted on a side surface of a molding compound layer such that the flexible circuit is in electrical contact with a lateral interconnect exposed along the side surface of the molding compound layer.

First claim

Opening claim text (preview).

What is claimed is: 1. An electronic module comprising: a system-in-package including: a routing substrate; a first electronic component mounted on a first side of the routing substrate and encapsulated in a first molding compound layer; a first lateral interconnect bonded to the first side of the routing substrate, wherein the first lateral interconnect extends through and is encapsulated in the first molding compound layer, and is exposed along a first side surface of the first molding compound layer; and a flexible circuit mounted on the first side surface of the first molding compound layer, wherein a first landing pad of the flexible circuit is in electrical contact with the first lateral interconnect exposed along the first side surface of the first molding compound layer. 2. The electronic module of claim 1 , wherein the system-in-package further includes: a second electronic component mounted on a second side of the routing substrate and encapsulated in a second molding compound layer; and a second lateral interconnect bonded to the second side of the routing substrate, encapsulated in the second molding compound layer, and exposed along a second side surface of the second molding compound layer. 3. The electronic module of claim 2 , wherein the flexible circuit is mounted on the second side surface of the second molding compound layer, wherein a second landing pad of the flexible circuit is in electrical contact with the second lateral interconnect exposed along the second side surface of the second molding compound layer. 4. The electronic module of claim 1 , wherein the first lateral interconnect comprises a metal pin or wirebond wire. 5. The electronic module of claim 4 , wherein the first lateral interconnect has a maximum width of 25-75 μm where exposed along the first side surface of the first molding compound layer. 6. The electronic module of claim 4 , wherein the first lateral interconnect has a maximum width of 250-500 μm where exposed along the first side surface of the first molding compound layer. 7. The electronic module of claim 1 , wherein the first lateral interconnect comprises a metal stud bump. 8. The electronic module of claim 1 , wherein the first lateral interconnect comprises a solder bump. 9. The electronic module of claim 1 , wherein the flexible circuit is mounted on the first side surface of the first molding compound layer with a cured anisotropic conductive film. 10. The electronic module of claim 1 , wherein the flexible circuit is mounted on the first side surface of the first molding compound layer with a cured self-alignment paste. 11. The electronic module of claim 1 , wherein the flexible circuit is mounted on the first side surface of the first molding compound layer with a solder bump. 12. The electronic module of claim 1 , wherein the first lateral interconnect protrudes from first side surface of the first molding compound layer. 13. The electronic module of claim 12 , further comprising a solder material bonding the first lateral interconnect to the flexible circuit. 14. The electronic module of claim 1 , further comprising an integrated electronic component mounted on the flexible circuit, wherein the integrated electronic component is electrically connected with the routing substrate. 15. The electronic module of claim 14 , wherein the integrated electronic component comprises a sensor. 16. The electronic module of claim 15 , wherein the system-in-package and the flexible circuit are secured in a housing, and the sensor is oriented adjacent an opening in the housing.

Assignees

Inventors

Classifications

  • H05K1/189Primary

    characterised by the use of flexible or folded printed circuits · CPC title

  • H05K3/363Primary

    by soldering · CPC title

  • associated with surface mounted components · CPC title

  • One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters (H05K1/142 and H05K1/147 take precedence) · CPC title

  • by applying an anisotropic conductive adhesive layer over an array of pads · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11765838B2 cover?
Electronic modules and methods of fabrication are described. In an embodiment, an electronic module includes a molded system-in-package, and a flexible circuit mounted on a side surface of a molding compound layer such that the flexible circuit is in electrical contact with a lateral interconnect exposed along the side surface of the molding compound layer.
Who is the assignee on this patent?
Apple Inc
What technology area does this patent fall under?
Primary CPC classification H05K1/189. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 19 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).