Periodic reset of graphics processor unit in safety-critical graphics processing system

US11748200B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11748200-B2
Application numberUS-202217832613-A
CountryUS
Kind codeB2
Filing dateJun 4, 2022
Priority dateSep 30, 2019
Publication dateSep 5, 2023
Grant dateSep 5, 2023

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of performing safety-critical rendering at a graphics processing unit within a graphics processing system, the method comprising: receiving, at the graphics processing system, graphical data for safety-critical rendering at the graphics processing unit; scheduling at a safety controller, in accordance with a reset frequency, a plurality of resets of the graphics processing unit; rendering the graphical data at the graphics processing unit; and the safety controller causing the plurality of resets of the graphics processing unit to be performed commensurate with the reset frequency.

First claim

Opening claim text (preview).

What is claimed is: 1. A graphics processing system comprising: a graphics processing unit configured to process safety-critical data; and a safety controller configured to implement a safety mechanism for the graphics processing unit, wherein the safety controller comprises a monitor configured to monitor a level of ionizing radiation, and wherein the safety controller is configured to adapt the safety mechanism in dependence on the level of ionizing radiation. 2. The graphics processing system of claim 1 , wherein implementing the safety mechanism comprises scheduling periodic resets of the graphics processing unit. 3. The graphics processing system of claim 1 , wherein the safety controller is configured to schedule resets of the graphics processing unit in accordance with a reset frequency, and wherein the safety controller is configured to adapt the reset frequency in dependence on the level of ionizing radiation. 4. The graphics processing system of claim 3 , wherein the safety controller is configured to increase the reset frequency in response to an increased level of ionizing radiation. 5. The graphics processing system of claim 3 , wherein the reset frequency defines a number of resets to be performed per a number of frames. 6. The graphics processing system of claim 3 , wherein the reset frequency defines a number of resets to be performed per a number of tiles. 7. The graphics processing system of claim 3 , wherein the safety controller is configured to schedule resets of the graphics processing unit by: generating an instruction comprising a command indicating one or more scheduled resets of the graphic processing unit; and causing the instruction to be passed to the graphics processing unit. 8. The graphics processing system of claim 7 , wherein the graphics processing unit is configured to, in response to reading the instruction comprising the command: complete the processing of any task that had begun processing on the graphics processing unit prior to reading the instruction; and reset at least part of the graphics processing unit. 9. The graphics processing system of claim 8 , wherein the graphics processing unit is configured to: (a) read the instruction comprising the command whilst performing fragment processing for a first frame; (b) in response to reading that instruction, complete the fragment processing for the first frame; (c), subsequently to (b), reset at least part of the graphics processing unit; and (d), subsequently to (c), perform geometry processing for a second frame. 10. The graphics processing system of claim 3 , wherein the safety controller is configured to cause a plurality of resets of the graphics processing unit to be performed commensurate with the reset frequency. 11. The graphics processing system of claim 10 , wherein the graphics processing unit comprises one or more processing units, firmware and at least one of a cache, a register or a buffer, and wherein at least one reset is a soft reset comprising reinitialising the one or more processing elements and invalidating at least one entry within the cache, register or buffer at the graphics processing unit, and not reinitialising the firmware of the graphics processing unit. 12. The graphics processing system of claim 10 , wherein the graphics processing unit comprises one or more processing units, firmware and at least one of a cache, a register or a buffer, and wherein at least one reset is a hard reset comprising reinitialising the one or more processing elements, reinitialising the firmware of the graphics processing unit, and invalidating at least one entry within the cache, register or buffer at the graphics processing unit. 13. A method of implementing a safety mechanism for a graphics processing unit configured to process safety-critical data, the method comprising: monitoring a level of ionizing radiation; adapting the safety mechanism in dependence on the level of ionizing radiation; and implementing the safety mechanism. 14. The method of claim 13 , wherein implementing the safety mechanism comprises scheduling periodic resets of the graphics processing unit. 15. The method of claim 13 , wherein implementing the safety mechanism comprises scheduling resets of the graphics processing unit in accordance with a reset frequency, and wherein adapting the safety mechanism comprises adapting the reset frequency in dependence on the level of ionizing radiation. 16. The method of claim 15 , wherein adapting the safety mechanism comprises increasing the reset frequency in response to an increased level of ionizing radiation. 17. The method of claim 15 , wherein implementing the safety mechanism comprises causing a plurality of resets of the graphics processing unit to be performed commensurate with the reset frequency. 18. A non-transitory computer readable storage medium having stored thereon a computer readable dataset description of an integrated circuit that, when processed in an integrated circuit manufacturing system, causes the integrated circuit manufacturing system to manufacture a graphics processing system comprising: a graphics processing unit configured to process safety-critical data; and a safety controller configured to implement a safety mechanism for the graphics processing unit, wherein the safety controller comprises a monitor configured to monitor a level of ionizing radiation, and wherein the safety controller is configured to adapt the safety mechanism in dependence on the level of ionizing radiation. 19. The non-transitory computer readable storage medium of claim 18 , wherein implementing the safety mechanism comprises scheduling periodic resets of the graphics processing unit. 20. The non-transitory computer readable storage medium of claim 18 , wherein the safety controller is configured to schedule resets of the graphics processing unit in accordance with a reset frequency, and wherein the safety controller is configured to adapt the reset frequency in dependence on the level of ionizing radiation.

Assignees

Inventors

Classifications

  • Resetting or repowering · CPC title

  • Error or fault detection not based on redundancy (power supply failures G06F1/30; network fault management H04L41/06) · CPC title

  • G06T1/20Primary

    Processor architectures; Processor configuration, e.g. pipelining · CPC title

  • General purpose rendering architectures · CPC title

  • G06F11/004Primary

    Error avoidance (G06F11/07 and subgroups take precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11748200B2 cover?
A method of performing safety-critical rendering at a graphics processing unit within a graphics processing system, the method comprising: receiving, at the graphics processing system, graphical data for safety-critical rendering at the graphics processing unit; scheduling at a safety controller, in accordance with a reset frequency, a plurality of resets of the graphics processing unit; render…
Who is the assignee on this patent?
Imagination Tech Ltd
What technology area does this patent fall under?
Primary CPC classification G06F11/1441. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Sep 05 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).