Substrate and preparation method thereof, display panel and preparation method thereof, and display device

US11737308B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11737308-B2
Application numberUS-202217715270-A
CountryUS
Kind codeB2
Filing dateApr 7, 2022
Priority dateDec 7, 2018
Publication dateAug 22, 2023
Grant dateAug 22, 2023

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A substrate and a preparation method thereof, a display panel and a preparation method thereof, and a display device are provided. The substrate includes a display region and a peripheral region positioned in a periphery of the display region and used for sealing, the substrate includes: a base substrate; an insulating layer, arranged on a side of the base substrate and positioned in the display region and the peripheral region for sealing; and a plurality of pixel units, positioned on the insulating layer corresponding to the display region, and in the peripheral region, at least one groove is disposed on a side of the insulating layer which faces away from the base substrate, a side of the groove which is away from the base substrate is open, and a depth direction of the groove is perpendicular to the base substrate.

First claim

Opening claim text (preview).

What is claimed is: 1. A substrate, comprising a display region and a peripheral region positioned in a periphery of the display region and used for sealing, the substrate comprising: a base substrate; an insulating layer, arranged on a side of the base substrate and positioned in the display region and the peripheral region; a plurality of pixel units, positioned on the insulating layer corresponding to the display region; a pixel definition layer, positioned on the insulating layer corresponding to the display region, the pixel definition layer including a plurality of pixel openings for defining the plurality of pixel units, wherein in the peripheral region, at least one groove is disposed on a side of the insulating layer which faces away from the base substrate, wherein the peripheral region for sealing is a sealant set region, and each of the plurality of pixel units includes: a light-emitting element layer, arranged on a side of the insulating layer which faces away from the base substrate, the light-emitting element layer including a light-emitting layer, the light-emitting layer at least covering the plurality of pixel openings, wherein the substrate further comprises a sealant, the sealant being disposed on a side of the insulating layer away from the base substrate and a material of the sealant being distributed in the at least one groove, wherein a shape and a size of an end of the at least one groove away from the base substrate are identical to shapes and sizes of ends of the plurality of pixel openings away from the base substrate; or the shape of the end of the at least one groove away from the base substrate is identical to the shapes of the ends of the plurality of pixel openings away from the base substrate, the size of the end of the at least one groove away from the base substrate being greater than sizes of the ends of the plurality of pixel openings away from the base substrate. 2. The substrate according to claim 1 , wherein an extending direction of the at least one groove is parallel to a plane where the base substrate is positioned, and on a plane perpendicular to the base substrate, a longitudinal cross-section of the at least one groove is of a regular trapezoid or inverted trapezoid shape. 3. The substrate according to claim 1 , wherein the insulating layer includes a plurality of grooves in the peripheral region, each groove of plurality of grooves is one of the at least one groove, extending directions of the plurality of grooves being identical, the plurality of grooves being arranged into a plurality of rows and a plurality of columns in the peripheral region, a row direction of the grooves being identical with a row direction of the plurality of pixel openings, and a column direction of the grooves being identical with a column direction of the pixel openings. 4. The substrate according to claim 3 , wherein the sizes of the ends of the plurality of grooves away from the base substrate are equal to the sizes of the ends of the plurality of pixel openings away from the base substrate, the shapes of the plurality of grooves are identical and the sizes of the plurality of grooves are identical, a pitch of the grooves in the row direction is identical with a pitch of the pixel openings in the row direction and/or a pitch of the grooves in the column direction is identical with that of the pixel openings in the column direction. 5. The substrate according to claim 1 , wherein a surface of the insulating layer which is positioned in the peripheral region has lyophobicity. 6. The substrate according to claim 1 , wherein at least one portion of the light-emitting layer is positioned in the groove. 7. The substrate according to claim 1 , wherein the insulating layer includes: a first sub insulating layer, having a first groove portion; and a second sub insulating layer, laminated on the first sub insulating layer and having an opening communicating with the first groove portion, the first groove portion and the opening constituting the groove. 8. The substrate according to claim 7 , wherein a longitudinal cross-section of the first groove portion is of a regular trapezoid shape, and a longitudinal cross-section of the opening is of an inverted trapezoid or rectangle shape, wherein a material of the first sub insulating layer includes a negative photoresist material, and a material of the second sub insulating layer includes a positive photoresist material or an inorganic material. 9. A display panel, comprising: the substrate according to claim 1 ; an opposed substrate, arranged to be opposite to the substrate; and the sealant, disposed between the substrate and the opposed substrate, wherein the sealant bonds the opposed substrate with the substrate. 10. A display device, comprising the display panel according to claim 9 . 11. A substrate, comprising a display region and a peripheral region positioned in a periphery of the display region and used for sealing, the substrate comprising: a base substrate; an insulating layer, arranged on a side of the base substrate and positioned in the display region and the peripheral region; a plurality of pixel units, positioned on the insulating layer corresponding to the display region; a pixel definition layer, positioned on the insulating layer corresponding to the display region, the pixel definition layer including a plurality of pixel openings for defining the plurality of pixel units, wherein in the peripheral region, at least one groove is disposed on a side of the insulating layer which faces away from the base substrate, wherein the peripheral region for sealing is a sealant set region, and each of the plurality of pixel units includes: a light-emitting element layer, arranged on a side of the insulating layer which faces away from the base substrate, the light-emitting element layer including a light-emitting layer, the light-emitting layer at least covering the plurality of pixel openings, wherein the substrate further comprises a sealant, the sealant being disposed on a side of the insulating layer away from the base substrate and a material of the sealant being distributed in the at least one groove, wherein the insulating layer includes: a first sub insulating layer, having a first groove portion; and a second sub insulating layer, laminated on the first sub insulating layer and having an opening communicating with the first groove portion, the first groove portion and the opening constituting the groove, wherein a longitudinal cross-section of the first groove portion is of a regular trapezoid shape, and a longitudinal cross-section of the opening is of an inverted trapezoid or rectangle shape, wherein a material of the first sub insulating layer includes a negative photoresist material, and a material of the second sub insulating layer includes a positive photoresist material or an inorganic material.

Assignees

Inventors

Classifications

  • Thermal treatment, e.g. annealing in the presence of a solvent vapour · CPC title

  • Peripheral sealing arrangements, e.g. adhesives, sealants · CPC title

  • H10K59/124Primary

    Insulating layers formed between TFT elements and OLED elements · CPC title

  • Peripheral sealing arrangements, e.g. adhesives, sealants · CPC title

  • Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00 · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11737308B2 cover?
A substrate and a preparation method thereof, a display panel and a preparation method thereof, and a display device are provided. The substrate includes a display region and a peripheral region positioned in a periphery of the display region and used for sealing, the substrate includes: a base substrate; an insulating layer, arranged on a side of the base substrate and positioned in the displa…
Who is the assignee on this patent?
Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10K50/8426. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 22 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).