Electrically-Buffered NV-DIMM and Method for Use Therewith
US-2018059933-A1 · Mar 1, 2018 · US
US11735232B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11735232-B2 |
| Application number | US-202117202326-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 15, 2021 |
| Priority date | Mar 15, 2021 |
| Publication date | Aug 22, 2023 |
| Grant date | Aug 22, 2023 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A memory device includes a printed circuit board having a plurality of conductive layers; memory chips mounted over the printed circuit board, wherein the memory chips comprise at least a first number of memory chips and a second number of memory chips; a first power module mounted over the printed circuit board and for providing a first set of power supplies to the first number of memory chips through the plurality of conductive layers; and a second power module mounted over the printed circuit board and for providing a second set of power supplies to the second number of memory chips through the plurality of conductive layers.
Opening claim text (preview).
What is claimed is: 1. A memory device, comprising: a printed circuit board having a plurality of conductive layers; memory chips mounted over the printed circuit board, wherein the memory chips comprise at least a first number of memory chips and a second number of memory chips; a first power module mounted over the printed circuit board and for providing a first set of power supplies to the first number of memory chips through the plurality of conductive layers; and a second power module mounted over the printed circuit board and for providing a second set of power supplies to the second number of memory chips through the plurality of conductive layers; wherein at least one of the first set of power supplies and the second set of power supplies are configurable to provide an adjustable supply voltage or supply current, so as to satisfy a voltage or current requirement of the corresponding one of the first number of memory chips and the second number of memory chips. 2. The memory device of claim 1 , wherein each of the first power module and the second power module comprises a power management chip and a plurality of peripheral electrical components in electrical connection with the power management chip. 3. The memory device of claim 1 , wherein the memory device further comprises: a first channel for coupling the first number of memory chips to a host device external to the memory device; and a second channel for coupling the first second of memory chips to the host device. 4. The memory device of claim 3 , wherein the first channel and the second channel are both double data rate (DDR) channels. 5. The memory device of claim 1 , wherein each of the first number of memory chips and the second number of memory chips comprises a rank of memory chips. 6. The memory device of claim 1 , wherein each of the first number of memory chips and the second number of memory chips comprises at least two ranks of memory chips. 7. The memory device of claim 1 , wherein the first power module and the second power module are disposed at two opposing ends of the printed circuit board, and each being adjacent to one of the first number of memory chips and the second number of memory chips. 8. The memory device of claim 1 , wherein the first power module and the second power module are both disposed at a central portion of the printed circuit board between the first number of memory chips and the second number of memory chips. 9. The memory device of claim 1 , wherein the memory device further comprises a double data rate (DDR) interface via which the memory chips are coupled to a host device. 10. The memory device of claim 1 , wherein the memory chips are volatile memory chips. 11. The memory device of claim 1 , wherein the memory device is an unbuffered dual inline memory module (UDIMM) or a small outline dual inline memory module (SODIMM).
Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops (G11C5/141 takes precedence) · CPC title
Supports for storage elements {, e.g. memory modules}; Mounting or fixing of storage elements on such supports · CPC title
associated with surface mounted components · CPC title
Memory · CPC title
Battery and back-up supplies · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.