Multi-pass add-on tool for coherent and complete view synthesis

US11722653B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11722653-B2
Application numberUS-202117217588-A
CountryUS
Kind codeB2
Filing dateMar 30, 2021
Priority dateMar 19, 2019
Publication dateAug 8, 2023
Grant dateAug 8, 2023

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An embodiment of an image processor for immersive video includes technology to re-order patches from a plurality of views based on one or more of relative position and orientation related information for a desired synthesized view, select a set of views to be used in each view synthesis pass, perform two or more view synthesis passes for the synthesized view to provide two or more intermediate view synthesis results, and mask and merge the two or more intermediate view synthesis results to provide a final view synthesis result. Other embodiments are disclosed and claimed.

First claim

Opening claim text (preview).

What is claimed is: 1. An apparatus to merge camera views, comprising: at least one memory; machine readable instructions; and processor circuitry to execute the machine readable instructions to at least: order a plurality of views based on (a) a target synthesized view and (b) parameters corresponding to the target synthesized view; generate a first intermediate view synthesis result corresponding to a first one of the ordered plurality of views; generate a second intermediate view synthesis result corresponding to a second one of the ordered plurality of views; mask the first intermediate view synthesis result with a first mask; and generate a final view synthesis result by merging the second intermediate view synthesis result with an output of the first mask. 2. The apparatus as defined in claim 1 , wherein the parameters include distance information, the processor circuitry to arrange the order of the plurality of views based on a distance between respective ones of the plurality of views. 3. The apparatus as defined in claim 1 , wherein the parameters of the target synthesized view include (a) position information and (b) orientation information. 4. The apparatus as defined in claim 1 , wherein the processor circuitry is to identify a degree of overlap between (a) the first one of the ordered plurality of views and the target synthesized view and (b) the second one of the ordered plurality of views and the target synthesized view. 5. The apparatus as defined in claim 4 , wherein the processor circuitry is to order the plurality of views based on one of the first one of the ordered plurality of views or the second one of the ordered plurality of views having a greater one of the degree of overlap. 6. The apparatus as defined in claim 1 , wherein the processor circuitry is to generate additional intermediate view synthesis results based on at least one of (a) a number of cameras corresponding to the plurality of views or (b) a number of positions of the cameras. 7. The apparatus as defined in claim 1 , wherein the plurality of views includes at least one of orthogonal position information or yaw-pitch-roll orientation information. 8. At least one machine readable storage device or storage disk comprising instructions that, when executed by processor circuitry, cause the processor circuitry to at least: order a plurality of views based on (a) a target synthesized view and (b) parameters corresponding to the target synthesized view; generate a first intermediate view synthesis result corresponding to a first one of the ordered plurality of views; generate a second intermediate view synthesis result corresponding to a second one of the ordered plurality of views; mask the first intermediate view synthesis result with a first mask; and generate a final view synthesis result by merging the second intermediate view synthesis result with an output of the first mask. 9. The machine readable storage device or storage disk as defined in claim 8 , wherein the instructions, when executed, cause the processor circuitry to arrange the order of the plurality of views based on a distance between respective ones of the plurality of views. 10. The machine readable storage device or storage disk as defined in claim 8 , wherein the instructions, when executed, cause the processor circuitry to identify the parameters of the target synthesized view as at least one of (a) position information and (b) orientation information. 11. The machine readable storage device or storage disk as defined in claim 8 , wherein the instructions, when executed, cause the processor circuitry to identify a degree of overlap between (a) the first one of the ordered plurality of views and the target synthesized view and (b) the second one of the ordered plurality of views and the target synthesized view. 12. The machine readable storage device or storage disk as defined in claim 11 , wherein the instructions, when executed, cause the processor circuitry to order the plurality of views based on one of the first one of the ordered plurality of views or the second one of the ordered plurality of views having a greater one of the degree of overlap. 13. The machine readable storage device or storage disk as defined in claim 8 , wherein the instructions, when executed, cause the processor circuitry to generate additional intermediate view synthesis results based on at least one of (a) a number of cameras corresponding to the plurality of views or (b) a number of positions of the cameras. 14. The machine readable storage device or storage disk as defined in claim 8 , wherein the instructions, when executed, cause the processor circuitry to identify at least one of orthogonal position information or yaw-pitch-roll orientation information in the plurality of views. 15. An apparatus to merge camera views, comprising: views reordering circuitry to order a plurality of views based on (a) a target synthesized view and (b) parameters corresponding to the target synthesized view; multi-pass view circuitry to: generate a first intermediate view synthesis result corresponding to a first one of the ordered plurality of views; and generate a second intermediate view synthesis result corresponding to a second one of the ordered plurality of views; masking circuitry to mask the first intermediate view synthesis result with a first mask; and merging circuitry to generate a final view synthesis result by merging the second intermediate view synthesis result with an output of the first mask. 16. The apparatus as defined in claim 15 , wherein the views reordering circuitry is to arrange the order of the plurality of views based on a distance between respective ones of the plurality of views. 17. The apparatus as defined in claim 15 , wherein the parameters of the target synthesized view include (a) position information and (b) orientation information. 18. The apparatus as defined in claim 15 , wherein the views reordering circuitry is to identify a degree of overlap between (a) the first one of the ordered plurality of views and the target synthesized view and (b) the second one of the ordered plurality of views and the target synthesized view. 19. The apparatus as defined in claim 18 , wherein the views reordering circuitry is to order the plurality of views based on one of the first one of the ordered plurality of views or the second one of the ordered plurality of views having a greater one of the degree of overlap. 20. The apparatus as defined in claim 15 , wherein the multi-pass view circuitry is to generate additional intermediate view synthesis results based on at least one of (a) a number of cameras corresponding to the plurality of views or (b) a number of positions of the cameras. 21. The apparatus as defined in claim 15 , wherein the plurality of views includes at least one of orthogonal position information or yaw-pitch-roll orientation information.

Assignees

Inventors

Classifications

  • H04N13/282Primary

    for generating image signals corresponding to three or more geometrical viewpoints, e.g. multi-view systems · CPC title

  • using two or more images, e.g. averaging or subtraction · CPC title

  • from stereo images · CPC title

  • Mixing image signals · CPC title

  • Encoding, multiplexing or demultiplexing different image signal components (for multi-view video sequence encoding H04N19/597) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11722653B2 cover?
An embodiment of an image processor for immersive video includes technology to re-order patches from a plurality of views based on one or more of relative position and orientation related information for a desired synthesized view, select a set of views to be used in each view synthesis pass, perform two or more view synthesis passes for the synthesized view to provide two or more intermediate …
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification H04N13/282. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 08 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 7 related publications on this page (citations in our corpus or others sharing the same primary CPC).