3D Hybrid Bonding 3D Memory Devices with NPU/CPU for AI Inference Application
US-2024370715-A1 · Nov 7, 2024 · US
US11714727B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11714727-B2 |
| Application number | US-202217581327-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 21, 2022 |
| Priority date | Jan 29, 2021 |
| Publication date | Aug 1, 2023 |
| Grant date | Aug 1, 2023 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A stuck-at fault mitigation method for resistive random access memory (ReRAM)-based deep learning accelerators, includes: confirming a distorted output value (Y0) due to a stuck-at fault (SAF) by using a correction data set in a pre-trained deep learning network, by means of ReRAM-based deep learning accelerator hardware; updating an average (μ) and a standard deviation (σ) of a batch normalization (BN) layer by using the distorted output value (Y0), by means of the ReRAM-based deep learning accelerator hardware; folding the batch normalization (BN) layer in which the average (μ) and the standard deviation (σ) are updated into a convolution layer or a fully-connected layer, by means of the ReRAM-based deep learning accelerator hardware; and deriving a normal output value (Y1) by using the deep learning network in which the batch normalization (BN) layer is folded, by means of the ReRAM-based deep learning accelerator hardware.
Opening claim text (preview).
What is claimed is: 1. A stuck-at fault mitigation method for resistive random access memory (ReRAM)-based deep learning accelerators comprising: a stuck-at fault confirming step of confirming a distorted output value (Y0) due to a stuck-at fault (SAF) by using a correction data set in a pre-trained deep learning network, by means of ReRAM-based deep learning accelerator hardware; an updating step of updating an average (μ) and a standard deviation (σ) of a batch normalization (BN) layer by using the distorted output value (Y0), by means of the ReRAM-based deep learning accelerator hardware; a folding step of folding the batch normalization (BN) layer in which the average (μ) and the standard deviation (σ) are updated into a convolution layer or a fully-connected layer, by means of the ReRAM-based deep learning accelerator hardware; and a deriving step of deriving a normal output value (Y1) by using the deep learning network in which the batch normalization (BN) layer is folded, by means of the ReRAM-based deep learning accelerator hardware. 2. The stuck-at fault mitigation method for the ReRAM-based deep learning accelerators of claim 1 , wherein the deep learning network derives at least one of the distorted output value (Y0) and the normal output value (Y1) by using y = γ ( x - μ σ 2 - ε ) + β , based on affine transformation, wherein, y is an output value, x is an input value, μ and σ are the average and the standard deviation as forward parameters, β and γ are a bias value and an affine transformation weight as backward parameters, and ε is a constant. 3. The stuck-at fault mitigation method for the ReRAM-based deep learning accelerators of claim 2 , wherein in the updating step, the updating for parameters other than the average (μ) and the standard deviation (σ) of the batch normalization (BN) layer does not occur. 4. The stuck-at fault mitigation method for the ReRAM-based deep learning accelerators of claim 1 , wherein in the updating step, when there is no batch normalization (BN) layer in the deep learning network, the batch normalization (BN) layer is added to one side of the convolution layer or the fully-connected layer so that the stuck-at fault is mitigated, and in the folding step, the batch normalization (BN) layer is folded into the convolution layer or the fully-connected layer so that the deriving step is simplified.
Convolutional networks [CNN, ConvNet] · CPC title
Masking faults in memories by using spares or by reconfiguring · CPC title
with adaption or trimming of parameters · CPC title
using elements simulating biological cells, e.g. neuron · CPC title
Backpropagation, e.g. using gradient descent · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.