Multilayer ceramic capacitor
US-2019371526-A1 · Dec 5, 2019 · US
US11710601B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11710601-B2 |
| Application number | US-202117372401-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 9, 2021 |
| Priority date | Oct 30, 2020 |
| Publication date | Jul 25, 2023 |
| Grant date | Jul 25, 2023 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A ceramic electronic device includes a multilayer chip in which a plurality of dielectric layers of which a main component is ceramic and a plurality of internal electrode layers are stacked. The plurality of internal electrode layers include Ni, Sn and Au.
Opening claim text (preview).
What is claimed is: 1. A ceramic electronic device comprising: a multilayer chip in which a plurality of dielectric layers of which a main component is ceramic and a plurality of internal electrode layers are stacked, wherein the plurality of internal electrode layers include Ni, Sn and Au, and wherein an Au concentration near each interface between the plurality of internal electrode layers and the plurality of dielectric layers is larger than the Au concentration in each center portion in a thickness direction in the plurality of internal electrode layers. 2. The ceramic electronic device as claimed in claim 1 , wherein a total amount of Sn and Au with respect to Ni in the plurality of internal electrode layers is 0.01 at % or more and 95 at % or less. 3. The ceramic electronic device as claimed in claim 2 , wherein the total amount of Sn and Au with respect to Ni in the plurality of internal electrode layers is 0.2 at % or more and 10 at % or less. 4. The ceramic electronic device as claimed in claim 1 , wherein an amount of Au is smaller than an amount of Sn in the plurality of internal electrode layers. 5. The ceramic electronic device as claimed in claim 1 , wherein a Sn concentration near each interface between the plurality of internal electrode layers and the plurality of dielectric layers is larger than the Sn concentration in each center portion in a thickness direction in the plurality of internal electrode layers.
Stacked capacitors (H01G4/33 takes precedence) · CPC title
based on BaTiO3 perovskite phase · CPC title
Selection of materials · CPC title
Form of non-self-supporting electrodes · CPC title
based on titanium oxides or titanates (H01G4/1245 takes precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.