Display device
US-12125855-B2 · Oct 22, 2024 · US
US11670645B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11670645-B2 |
| Application number | US-202017051200-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 3, 2020 |
| Priority date | Mar 15, 2019 |
| Publication date | Jun 6, 2023 |
| Grant date | Jun 6, 2023 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present disclosure provides an array substrate and a display device. The array substrate includes a base substrate; a signal transmission line on the base substrate; at least one electrostatic discharging device and an electrostatic discharging signal line coupled to each other and located at a non-display region of the base substrate. The at least one electrostatic discharging device is configured to discharge static electricity generated in the array substrate. The signal transmission line is coupled with the at least one electrostatic discharging device through at least two branch circuits.
Opening claim text (preview).
What is claimed is: 1. An array substrate, comprising: a base substrate; a signal transmission line on the base substrate; and at least one electrostatic discharging device and an electrostatic discharging signal line coupled to each other and located at a non-display region of the base substrate, the at least one electrostatic discharging device being configured to discharge static electricity generated in the array substrate, wherein the signal transmission line is coupled with the at least one electrostatic discharging device through at least two branch circuits, the array substrate further comprises at least one electrostatic discharging unit in the non-display region of the base substrate and in one-to-one correspondence with the at least one electrostatic discharging device, wherein each of the at least one electrostatic discharging unit comprises a first electrode layer, an intermediate layer on a side of the first electrode layer distal to the base substrate, and a second electrode layer on a side of the intermediate layer distal to the base substrate, each of the at least one electrostatic discharging device comprises a gate electrode layer, a gate insulating layer on a side of the gate electrode layer distal to the base substrate, an active layer on a side of the gate insulating layer distal to the base substrate, and a source electrode and a drain electrode respectively coupled to the active layer, with the gate electrode layer, the gate insulating layer, the active layer being sequentially disposed on the base substrate, a first electrode layer of one electrostatic discharging unit is coupled with a source electrode of a corresponding electrostatic discharging device through a first via hole, and the first electrode layer of the electrostatic discharging unit is coupled with a gate electrode layer of the corresponding electrostatic discharging device through a second via hole. 2. The array substrate according to claim 1 , wherein the at least one electrostatic discharging device comprises a first electrostatic discharging device configured to transmit static electricity on the signal transmission line to the electrostatic discharging signal line for discharging the static electricity, the at least one electrostatic discharging unit comprises a first electrostatic discharging unit corresponding to the first electrostatic discharging device, the first electrostatic discharging unit being configured to discharge the static electricity on the signal transmission line through a second electrode layer of the first electrostatic discharging unit. 3. The array substrate according to claim 2 , wherein a gate electrode layer and a source electrode of the first electrostatic discharging device are coupled with the signal transmission line, a drain electrode of the first electrostatic discharging device is coupled with the electrostatic discharging signal line, and a first electrode layer of the first electrostatic discharging unit is coupled with the signal transmission line. 4. The array substrate according to claim 2 , wherein the at least one electrostatic discharging device further comprises a second electrostatic discharging device configured to transmit the static electricity on the electrostatic discharging signal line to the signal transmission line for discharging the static electricity, and the at least one electrostatic discharging unit further comprises a second electrostatic discharging unit corresponding to the second electrostatic discharging device, the second electrostatic discharging unit being configured to discharge the static electricity on the electrostatic discharging signal line through a second electrode layer of the second electrostatic discharging unit. 5. The array substrate according to claim 4 , wherein a gate electrode layer and a source electrode of the second electrostatic discharging device are coupled with the electrostatic discharging signal line, a drain electrode of the second electrostatic discharging device is coupled with the signal transmission line, and a first electrode layer of the second electrostatic discharging unit is coupled with the electrostatic discharge signal line. 6. The array substrate according to claim 1 , wherein the first electrode layer is an anode layer, the intermediate layer comprises at least one of a hole injection layer, a hole transport layer, a light emitting layer, an electron transport layer and an electron injection layer, and the second electrode layer is a cathode layer. 7. The array substrate according to claim 1 , wherein the signal transmission line is a gate line or a data line, and the electrostatic discharging signal line is a short-circuit ring. 8. A display device comprising the array substrate according to claim 1 . 9. A display device comprising the array substrate according to claim 2 . 10. A display device comprising the array substrate according to claim 3 . 11. A display device comprising the array substrate according to claim 4 . 12. A display device comprising the array substrate according to claim 5 . 13. An array substrate, comprising: a base substrate; a signal transmission line on the base substrate; a first electrostatic discharging device and an electrostatic discharging signal line coupled to each other and located at a non-display region of the base substrate, the first electrostatic discharging device being configured to discharge static electricity generated in the array substrate; and a first electrostatic discharging unit in the non-display region of the base substrate and in one-to-one correspondence with the first electrostatic discharging device, wherein the signal transmission line is coupled to the first electrostatic discharging devices through two branch circuits, connection terminals at which the two branch circuits are coupled to the electrostatic discharging device are respectively at opposite sides of the electrostatic discharging device, and a connecting point at which the two branch circuits are coupled to each other and the electrostatic discharging device are respectively at two ends of a high incidence position of electrostatic breakdown in the two branch circuits, the first electrostatic discharging unit comprises: a first electrode layer, an intermediate layer on a side of the first electrode layer distal to the base substrate, and a second electrode layer on a side of the intermediate layer distal to the base substrate, the first electrostatic discharging device comprises: a gate electrode layer, a gate insulating layer on a side of the gate electrode layer distal to the base substrate, an active layer on a side of the gate insulating layer distal to the base substrate, and a source electrode and a drain electrode respectively coupled to the active layer, with the gate electrode layer, the gate insulating layer, the active layer being sequentially disposed on the base substrate, a first electrode layer of the first electrostatic discharging unit is coupled with a source electrode of the first electrostatic discharging device through a first via hole, and the first electrode layer of the first electrostatic discharging unit is coupled with a gate electrode layer of the first electrostatic discharging device through a second via hole, a gate electrode layer and a source electrode of the first electrostatic discharging device are coupled with the signal transmission line, a drain electrode of the first electrostatic discharging device is coupled with the electrostatic discharging signal line, and a first electrode layer of the first electrostatic discharging unit is coupled with
Arrangements to prevent high voltage or static electricity failures · CPC title
wherein the TFTs are in active matrices · CPC title
using passive elements as protective elements · CPC title
Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] · CPC title
adapted for preventing breakage, peeling or short circuiting · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.