Display substrate, method of fabricating the same, and display panel

US11644704B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11644704-B2
Application numberUS-202117514446-A
CountryUS
Kind codeB2
Filing dateOct 29, 2021
Priority dateMar 18, 2021
Publication dateMay 9, 2023
Grant dateMay 9, 2023

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The disclosure provides a display substrate and a method of fabricating the same, and a display panel. The display substrate includes: a substrate; a transistor structure on the substrate; a flexible circuit board having one end coupled to the transistor structure, and the other end capable of being bent to a side of the substrate away from the transistor structure; and a blocking conductive layer on the flexible circuit board and configured to block an interference electric field in an external environment from affecting the display substrate.

First claim

Opening claim text (preview).

What is claimed is: 1. A display substrate, comprising: a substrate; a transistor structure on the substrate; a flexible circuit board having one end coupled to the transistor structure, and another end capable of being bent to a side of the substrate away from the transistor structure; and a blocking conductive layer on the flexible circuit board and configured to block an interference electric field in an external environment from affecting the display substrate, wherein the blocking conductive layer is on a first surface of the flexible circuit board which is a surface of the flexible circuit board away from the transistor structure, and the display substrate further comprises: a heat dissipation layer on a second surface of the flexible circuit board, the second surface being a surface of the flexible circuit board opposite to the first surface of the flexible circuit board. 2. The display substrate of claim 1 , further comprising: a conductive wire structure on a side of the transistor structure away from the substrate, wherein the blocking conductive layer covers at least a portion of the conductive wire structure. 3. The display substrate of claim 2 , wherein the blocking conductive layer is a black conductive tape with an insulation layer, and attached to the first surface of the flexible circuit board and electrically insulated from the flexible circuit board. 4. The display substrate of claim 1 , wherein the blocking conductive layer comprises a black conductive layer, a black conductive adhesive and an insulation layer which are sequentially stacked, and the insulation layer separates and electrically insulates the black conductive adhesive and the black conductive layer from the flexible circuit board. 5. The display substrate of claim 1 , wherein a first portion of the second surface of the flexible circuit board is coupled to the transistor structure, and the heat dissipation layer covers a second portion of the second surface of the flexible circuit board that is different from the first portion. 6. The display substrate of claim 5 , wherein the heat dissipation layer further covers at least a portion of the transistor structure. 7. The display substrate of claim 5 , wherein the heat dissipation layer comprises a first insulation layer, a thermal conductive adhesive layer, and a second insulation layer which are sequentially stacked. 8. The display substrate of claim 1 , wherein the blocking conductive layer and the heat dissipation layer have a one-piece structure. 9. The display substrate of claim 1 , further comprising: a chip structure on a side of the transistor structure away from the substrate, and between the transistor structure and the blocking conductive layer in a vertical direction. 10. A display panel, comprising: the display substrate of claim 1 ; and a backlight module on a side of the substrate of the display substrate away from the transistor structure of the display substrate, wherein the flexible circuit board of the display substrate is bent from the display substrate to a side of the backlight module away from the display substrate, and the blocking conductive layer of the display substrate is bent from the display substrate to the side of the backlight module away from the display substrate. 11. The display panel of claim 10 , further comprising: a color filter substrate on a side of the transistor structure away from the substrate, and separated from a chip structure of the display substrate in a horizontal direction. 12. The display panel of claim 10 , wherein the heat dissipation layer is bent from the display substrate to the side of the backlight module away from the display substrate. 13. The display panel of claim 10 , wherein the display substrate further comprises a conductive wire structure on a side of the transistor structure away from the substrate, wherein the blocking conductive layer covers at least a portion of the conductive wire structure. 14. The display panel of claim 13 , wherein a first portion of the second surface of the flexible circuit board is coupled to the transistor structure, and the heat dissipation layer covers a second portion of the second surface of the flexible circuit board that is different from the first portion. 15. The display panel of claim 14 , wherein the heat dissipation layer further covers at least a portion of the transistor structure. 16. The display panel of claim 14 , wherein the heat dissipation layer comprises a first insulation layer, a thermal conductive adhesive layer, and a second insulation layer which are sequentially stacked. 17. The display panel of claim 10 , wherein the blocking conductive layer comprises a black conductive layer, a black conductive adhesive and an insulation layer which are sequentially stacked, and the insulation layer separates and electrically insulates the black conductive adhesive and the black conductive layer from the flexible circuit board. 18. A method of fabricating a display substrate, the display substrate being the display substrate of claim 1 , the method comprising: forming the transistor structure on the substrate; forming the flexible circuit board, one end of the flexible circuit board being coupled to the transistor structure; and forming the blocking conductive layer on the flexible circuit board.

Assignees

Inventors

Classifications

  • of components mounted on printed circuit boards [PCB] (shields integrated within PCB H05K1/0218; shields integrated within component packages H10W42/20) · CPC title

  • Conductors connecting driver circuitry and terminals of panels · CPC title

  • characterised by the use of flexible or folded printed circuits · CPC title

  • Liquid Crystal display [LCD] · CPC title

  • in which the switching element is a three-electrode device {(G02F1/136277 takes precedence)} · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11644704B2 cover?
The disclosure provides a display substrate and a method of fabricating the same, and a display panel. The display substrate includes: a substrate; a transistor structure on the substrate; a flexible circuit board having one end coupled to the transistor structure, and the other end capable of being bent to a side of the substrate away from the transistor structure; and a blocking conductive la…
Who is the assignee on this patent?
Chengdu Boe Optoelect Tech Co, Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification G02F1/1362. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 09 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).