Display apparatus including a substrate having a hole

US11637252B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11637252-B2
Application numberUS-201816182119-A
CountryUS
Kind codeB2
Filing dateNov 6, 2018
Priority dateOct 16, 2015
Publication dateApr 25, 2023
Grant dateApr 25, 2023

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display apparatus includes a substrate including at least one hole disposed in a hole area of the substrate, a thin film transistor disposed on the substrate, a light-emitting component disposed on the substrate and electrically connected to the thin film transistor, an insulating layer disposed on the substrate, a thin film encapsulation layer disposed on the substrate, and a laser blocking layer. The substrate includes a display area and a non-display area that is disposed between the display area and the hole area. The laser blocking layer is disposed on the insulating layer in the non-display area.

First claim

Opening claim text (preview).

What is claimed is: 1. A display apparatus, comprising: a substrate including a front surface and a rear surface, the substrate having a hole that passes from the front surface to the rear surface, the hole of the substrate having a closed-loop shape in a plan view; a plurality of light-emitting, elements on the front surface of the substrate and defining a display area around the hole, each of the plurality of light-emitting elements being electrically connected to a transistor and a capacitor; a first dam and a second dam spaced apart from each in a non-display area of the substrate disposed between the hole and the display area, and extending along an edge of the hole of the substrate to entirely surround the hole of the substrate in the plan view; and an encapsulation layer over the plurality of light-emitting, elements and comprising a first inorganic layer overlapping the first and second dams, a second inorganic layer, and an organic layer between the first inorganic layer and the second inorganic layer, wherein a portion of the first inorganic layer and a portion of the second inorganic layer contact each other in an area between the hole and the display area, wherein the portion of the second inorganic layer contacts the portion of the first inorganic layer at a lowermost part of the first inorganic layer between the first dam and the second dam. 2. The display apparatus of claim 1 , further comprising: an additional organic layer over the second inorganic layer of the encapsulation layer. 3. The display apparatus of claim 2 , wherein a contact part between the portion of the first inorganic layer and the portion of the second inorganic layer is overlapped by the additional organic layer. 4. The display apparatus of claim 2 , wherein the additional organic layer directly contacts an upper surface of a portion of the second inorganic layer of the encapsulation layer. 5. The display apparatus of claim 2 , wherein an edge of the additional organic layer is closer to the hole than an edge of the organic layer of the encapsulation layer. 6. The display apparatus of claim 2 , wherein an upper surface of the additional organic layer is substantially flat. 7. The display apparatus of claim 1 , wherein the additional organic layer comprises a first portion and a second portion, the first portion being between the first dam and the second dam, and the second portion overlapping the first dam and having a thickness less than that of the first portion. 8. The display apparatus of claim 1 , further comprising: a plurality of metal lines being more adjacent to the display area than the first and second dams and being spaced apart from each other. 9. The display apparatus of claim 8 , wherein the plurality of metal lines comprises a multi-layered structure. 10. The display apparatus of claim 9 , wherein the multi-layered structure comprises aluminum (Al). 11. The display apparatus of claim 8 , wherein the plurality of metal lines comprises a same material as an electrode of the transistor or the capacitor, wherein the transistor comprises a semiconductor layer, a gate electrode overlapping a channel region of the semiconductor layer, and a first electrode connected to a source or drain region of the semiconductor layer, and wherein the gate electrode or the first electrode comprises a multi-layered structure. 12. The display apparatus of claim 11 , wherein the multi-layered structure comprises a three-layered structure of titanium (Ti), aluminum (Al), and titanium (Ti). 13. The display apparatus of claim 1 , further comprising: a plurality of metal layers more adjacent to the hole than the first and second dams. 14. The display apparatus of claim 13 , wherein the transistor comprises a semiconductor layer, a gate electrode overlapping a channel region of the semiconductor layer, and a first electrode connected to a source region or drain region of the semiconductor layer, and wherein the plurality of metal layers comprises a first metal layer that comprises a same material as the first electrode. 15. The display apparatus of claim 14 , wherein the plurality of metal layers further comprises a second metal layer and a third metal layer, and the first metal layer overlaps the second and third metal layers with an insulating layer which is disposed between the first metal layer and the second and third metal layers. 16. A display apparatus, comprising: a substrate including a front surface and a rear surface, the substrate having a hole that passes from the from surface to the rear surface, the hole of the substrate having a closed-loop shape in a plan view; a plurality of light-emitting elements on the front surface of the substrate and defining a display area around the hole, each of the plurality of light-emitting elements being electrically connected to a transistor and a capacitor; a first dam in a no area of the substrate disposed between the display area and the hole of the substrate, and extending along an edge of the hole of the substrate to entirely surround the hole of the substrate in the plan view; and a plurality of metal lines in the non-display area, wherein the plurality of metal lines is disposed between the display area and the hole of the substrate, and is closer to the display area than the first dam, and wherein each of the plurality of metal lines has a closed-loop shape. 17. The display apparatus of claim 16 , wherein the plurality of metal lines comprises a first metal line and second metal line that are spaced apart from each other in a direction from the display area to the hole. 18. The display apparatus of claim 16 , further comprising: at least one inorganic insulation layer interposed between the substrate and the plurality of metal lines. 19. The display apparatus of claim 16 , wherein the plurality of metal lines comprises a multi-layered structure. 20. The display apparatus of claim 19 , wherein the multi-layered structure comprises aluminum (Al). 21. The display apparatus of claim 16 , wherein the plurality of metal lines comprises a same material as an electrode of the transistor or the capacitor. 22. The display apparatus of claim 21 , wherein the transistor comprises a semiconductor layer, a gate electrode overlapping a channel region of the semiconductor layer, and a first electrode connected to a source or drain region of the semiconductor layer, and wherein the gate electrode or the first electrode comprises a multi-layered structure. 23. The display apparatus of claim 22 , wherein the multi-layered structure comprises a three-layered structure of titanium (Ti), aluminum (Al), and titanium (Ti). 24. The display apparatus of claim 16 , further comprising: plurality of metal layers more adjacent to the hole than the first dam. 25. The display apparatus of claim 24 , wherein the transistor comprises a semiconductor layer, a gate electrode overlapping a channel region of the semiconductor layer, and a first electrode connected to a source region or drain region of the semiconductor layer, and wherein the plurality of metal layers comprises a first metal layer that comprises a same material as the first electrode. 26. The display apparatus of claim 25 , wherein the plurality of metal layers further comprises a second metal layer and a third metal layer, and the first metal layer overlaps the second and third metal layers with an insulating layer whi

Assignees

Inventors

Classifications

  • multilayered coatings having a repetitive structure, e.g. having multiple organic-inorganic bilayers · CPC title

  • Substrates, e.g. flexible substrates · CPC title

  • H10K59/124Primary

    Insulating layers formed between TFT elements and OLED elements · CPC title

  • having different compositions, shapes, layouts or thicknesses of gate insulators in different TFTs · CPC title

  • wherein the TFTs are in active matrices · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11637252B2 cover?
A display apparatus includes a substrate including at least one hole disposed in a hole area of the substrate, a thin film transistor disposed on the substrate, a light-emitting component disposed on the substrate and electrically connected to the thin film transistor, an insulating layer disposed on the substrate, a thin film encapsulation layer disposed on the substrate, and a laser blocking …
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10K59/8731. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 25 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).