Picture processing method and device

US11615509B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11615509-B2
Application numberUS-201816325930-A
CountryUS
Kind codeB2
Filing dateSep 11, 2018
Priority dateDec 8, 2017
Publication dateMar 28, 2023
Grant dateMar 28, 2023

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present disclosure provides a picture processing method and device, including: an integrated circuit chip IC receiving a to-be-processed picture sent by a graphics processor GPU; the IC pre-processing the to-be-processed picture; the IC performing counter-distortion process on the pre-processed picture; and the IC outputting the picture which is subjected to the counter-distortion process for display.

First claim

Opening claim text (preview).

What is claimed is: 1. A picture processing method, comprises: an integrated circuit chip IC receiving a to-be-processed picture sent by a graphics processor GPU; the IC pre-processing the to-be-processed picture; the IC performing counter-distortion process on the pre-processed picture; and the IC outputting the picture which is subjected to the counter-distortion process for display, wherein the IC pre-processing the to-be-processed picture, comprising: performing an enlargement process on a low-definition to-be-processed picture; identifying a to-be-processed region of a high-definition to-be-processed picture according to its data address; performing low-definition process on the to-be-processed region; merging a high-definition to-be-processed picture which is subjected to low-definition process and a low-definition to-be-processed picture which is subjected to enlargement process. 2. The method according to claim 1 , wherein the IC receiving a to-be-processed picture sent by a graphics processor GPU, comprising: the IC receiving the high-definition to-be-processed picture sent by the GPU and its data address, and storing the high-definition to-be-processed picture and its data address; and the IC receiving the low-definition to-be-processed picture sent by the GPU. 3. The method according to claim 1 , wherein the high-definition to-be-processed picture which is subjected to low-definition process is elliptical or circular. 4. The method according to claim 1 , wherein performing low-definition process on the to-be-processed region comprises: extracting one pixel from the sub-circuit region in the to-be-processed region; duplicating the pixel within the sub-circuit region to replace the sub-circuit region. 5. The method according to claim 1 , wherein merging the high-definition to-be-processed picture which is subjected to low-definition process and the low-definition to-be-processed picture which is subjected to enlargement process comprising: setting the high-definition to-be-processed picture which is subjected to low-definition process at the central position of the low-definition to-be-processed picture which is subjected to enlargement process for mergence; or setting the high-definition to-be-processed picture which is subjected to low-definition process at the human eye tracking position of the low-definition to-be-processed picture which is subjected to enlargement process for mergence. 6. The method according to claim 1 , wherein the IC receiving the to-be-processed picture sent by the GPU comprising: the IC receiving a to-be-processed picture sent by the GPU, the to-be-processed picture comprising a high-definition region and an edge low-definition region which is subjected to a compression process. 7. The method according to claim 1 , wherein the IC pre-processing the to-be-processed picture comprising: performing an enlargement process on the edge low-definition region of the to-be-processed picture. 8. The method according to claim 1 , wherein after the IC performing counter-distortion process on the pre-processed picture, the method further comprises: a vertical down sampling process is performed on the designated region corresponding to the edge low-definition region in the counter-distortion processed picture according to a preset index; said IC outputting the picture which is subjected to the counter-distortion process comprising: said IC outputting the vertical down sampling processed picture for display. 9. The method according to claim 8 , wherein the method further comprises: when displaying the vertical down sampling processed picture output by the IC, controlling a GOA unit to turn on simultaneously a plurality of rows in the designated region according to the preset index. 10. A picture processing device, the device being disposed in an IC, the device comprising: an image receiving circuit, configured to receive a to-be-processed picture sent by a graphics processor GPU; and a pre-processing circuit, configured to pre-process the to-be-processed picture; a counter-distortion circuit, configured to perform counter-distortion process on the pre-processed picture; and an output circuit, configured to output a picture processed by the counter-distortion circuit for display, wherein the pre-processing circuit comprises: an enlargement sub-circuit, configured to perform an enlargement process on a low-definition to-be-processed picture; an identifying sub-circuit, configured to identify a to-be-processed region of a high-definition to-be-processed picture according to its data address; a low-definition processing sub-circuit, configured to perform low-definition process on the to-be-processed region; a merging sub-circuit, configured to merge a high-definition to-be-processed picture which is subjected to low-definition process and a low-definition to-be-processed picture which is subjected to enlargement process. 11. The device of claim 10 , wherein the image receiving circuit is configured to receive the high-definition to-be-processed picture sent by the GPU and its data address, and storing the high-definition to-be-processed picture and its data address; and receive the low-definition to-be-processed picture sent by the GPU. 12. The device according to claim 10 , wherein the high-definition to-be-processed picture which is subjected to low-definition process is elliptical or circular. 13. The device according to claim 12 , wherein the low-definition processing sub-circuit is configured to extract one pixel from the sub-circuit region in the to-be-processed region, and duplicate the pixel within the sub-circuit region to replace the sub-circuit region. 14. The device according to claim 12 , wherein the merging sub-circuit is configured to set the high-definition to-be-processed picture which is subjected to low-definition process at the central position of the low-definition to-be-processed picture which is subjected to enlargement process for mergence; or, set the high-definition to-be-processed picture which is subjected to low-definition process at the human eye tracking position of the low-definition to-be-processed picture which is subjected to enlargement process for mergence. 15. The method according to claim 2 , wherein the IC pre-processing the to-be-processed picture, comprising: performing an enlargement process on the low-definition to-be-processed picture; identifying a to-be-processed region of the high-definition to-be-processed picture according to the data address; performing low-definition process on the to-be-processed region; merging the high-definition to-be-processed picture which is subjected to low-definition process and the low-definition to-be-processed picture which is subjected to enlargement process. 16. The method according to claim 2 , wherein the IC pre-processing the to-be-processed picture comprising: performing an enlargement process on the edge low-definition region of the to-be-processed picture. 17. The method according to claim 2 , wherein after the IC performing counter-distortion process on the pre-processed picture, the method further comprises: a vertical down sampling process is performed on the designated region corresponding to the edge low-definition region in the counter-distortion processed picture according to a preset index; said IC outputting the picture which is subjected to the counter-distortion process comprising: said IC outputting the vertical down sampling processed picture for display. 18. The device according to

Assignees

Inventors

Classifications

  • Image fusion; Image merging · CPC title

  • using two or more images, e.g. averaging or subtraction · CPC title

  • Processor architectures; Processor configuration, e.g. pipelining · CPC title

  • G06T3/4076Primary

    using the original low-resolution images to iteratively correct the high-resolution images · CPC title

  • Physics · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11615509B2 cover?
The present disclosure provides a picture processing method and device, including: an integrated circuit chip IC receiving a to-be-processed picture sent by a graphics processor GPU; the IC pre-processing the to-be-processed picture; the IC performing counter-distortion process on the pre-processed picture; and the IC outputting the picture which is subjected to the counter-distortion process f…
Who is the assignee on this patent?
Beijing Boe Optoelectronics Tech Co Ltd, Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification G06T3/4076. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Mar 28 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).