Radar data processing systems and methods

US11609301B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11609301-B2
Application numberUS-202016808307-A
CountryUS
Kind codeB2
Filing dateMar 3, 2020
Priority dateMar 15, 2019
Publication dateMar 21, 2023
Grant dateMar 21, 2023

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Techniques to facilitate radar data processing are disclosed. In one example, a radar system includes a frame generation circuit and a frame processing circuit. The frame generation circuit is configured to receive radar signals. The frame generation circuit is further configured to convert the radar signals to at least one frame having a camera interface format. The frame processing circuit is configured to receive the at least one frame via a camera interface. The frame processing circuit is further configured to process the at least one frame. Related methods and devices are also provided.

First claim

Opening claim text (preview).

What is claimed is: 1. A radar system, comprising: a frame generation circuit configured to: receive radar signals; and convert the radar signals to at least one frame having a camera interface format, wherein the at least one frame comprises a plurality of lines, and wherein each line comprises a plurality of pixels; a frame processing circuit configured to: receive the at least one frame via a camera interface; and process the at least one frame by performing at least one of applying a window function, performing a Fourier Transform, or performing beamforming, wherein the frame processing circuit comprises a first processing portion configured to apply the window function to a first group of adjacent lines of the plurality of lines to obtain a processed first group of adjacent lines. 2. The radar system of claim 1 , wherein the frame processing circuit comprises a multi-vector processor configured to perform multi-vector parallel processing to process the at least one frame. 3. The radar system of claim 1 , wherein the frame processing circuit is further configured to receive, via the camera interface, a vertical synchronization (VSYNC) signal associated with the at least one frame and a plurality of horizontal synchronization (HSYNC) signals associated with the at least one frame. 4. The radar system of claim 1 , wherein the frame processing circuit is implemented using a vision processor unit. 5. The radar system of claim 1 , wherein the frame generation circuit is implemented using a field-programmable gate array. 6. The radar system of claim 1 , wherein: the frame processing circuit further comprises a second processing portion configured to perform the Fourier Transform on the processed first group of adjacent lines to obtain a further processed first group of adjacent lines; and the first processing portion is configured to apply the window function to a second group of adjacent lines of the plurality of lines to obtain a processed second group of adjacent lines while the second processing portion is performing the Fourier Transform on the processed first group of adjacent lines, wherein the first group of adjacent lines and the second group of adjacent lines are adjacent groups of lines in the at least one frame. 7. The radar system of claim 6 , wherein the Fourier Transform comprises a range Fast Fourier Transform. 8. The radar system of claim 6 , wherein: the frame processing circuit further comprises a third processing portion configured to perform beamforming on the further processed first group of adjacent lines; the second processing portion is configured to perform the Fourier Transform on the processed second group of adjacent lines to obtain a further processed second group of adjacent lines; the first processing portion is configured to apply the window function to a third group of adjacent lines of the plurality of lines to obtain a processed third group of adjacent lines while the second processing portion is performing the Fourier Transform on the processed second group of adjacent lines, wherein the second group of adjacent lines and the third group of adjacent lines are adjacent groups of lines in the at least one frame; and the second processing portion is configured to perform the Fourier Transform to the processed second group of adjacent lines while the third processing portion is performing beamforming on the further processed first group of adjacent lines. 9. The radar system of claim 1 , further comprising: a set of transmit antenna elements configured to transmit first radar waveforms; a set of receive antenna elements configured to receive second radar waveforms, wherein the second radar waveforms are return signals associated with the first radar waveforms; and an analog-to-digital converter configured to generate the radar signals based on the second radar waveforms. 10. The radar system of claim 9 , wherein each of the plurality of lines comprises radar data from each of the set of receive antenna elements. 11. The radar system of claim 10 , wherein the second radar waveforms are frequency-modulated continuous wave (FMCW) waveforms. 12. A method for facilitating radar data processing, the method comprising: receiving radar signals; converting the radar signals to at least one frame having a camera interface format, wherein the at least one frame comprises a plurality of lines, and wherein each line comprises a plurality of pixels; transmitting the at least one frame on a camera interface; and processing the at least one frame received via the camera interface, wherein the processing comprises: applying a window function to a first group of adjacent lines of the plurality of lines to obtain a processed first group of adjacent lines; performing a Fourier Transform on the processed first group of adjacent lines to obtain a further processed first group of adjacent lines; and applying the window function to a second group of adjacent lines of the plurality of lines to obtain a processed second group of adjacent lines while the performing the Fourier Transform is performed on the processed first group of adjacent lines, wherein the first group of adjacent lines and the second group of adjacent lines are adjacent groups of lines. 13. The method of claim 12 , wherein the processing is based on multi-vector parallel processing. 14. The method of claim 12 , wherein the transmitting comprises transmitting, on the camera interface, the at least one frame, a vertical synchronization (VSYNC) signal associated with the at least one frame, and a plurality of horizontal synchronization (HSYNC) signals associated with the at least one frame. 15. The method of claim 12 , wherein the converting is performed by a field-programmable gate array, and/or wherein the processing is performed by a vision processor unit. 16. The method of claim 12 , wherein the processing further comprises: performing beamforming on the further processed first group of adjacent lines; performing the Fourier Transform on the processed second group of adjacent lines while the performing the beamforming is performed on the further processed first group of adjacent lines; and applying the window function to a third group of adjacent lines of the plurality of lines while the performing the Fourier Transform is performed on the processed second group of adjacent lines, wherein the second group of adjacent lines and the third group of adjacent lines are adjacent groups of lines in the at least one frame. 17. The method of claim 12 , further comprising: transmitting first radar waveforms; receiving second radar waveforms, wherein the second radar waveforms are return signals associated with the first radar waveforms; and generating the radar signals based on the second radar waveforms, wherein the second radar waveforms are frequency-modulated continuous wave (FMCW) waveforms, and wherein each of the plurality of lines comprises radar data associated with at least one antenna element. 18. The method of claim 17 , wherein the radar signals comprise a plurality of in-phase signals and a plurality of quadrature signals. 19. The method of claim 12 , wherein the window function comprises a first window function, wherein the Fourier Transform comprises a first Fourier Transform, the method further comprising: performing beamforming on the further processed first group of adjacent lines; performing data re-organization based on the further processed first group of adjacent lines to obtain a plurality of vectors; appl

Assignees

Inventors

Classifications

  • G01S7/06Primary

    Cathode-ray tube displays {or other two dimensional or three-dimensional displays} · CPC title

  • for mapping or imaging · CPC title

  • Receivers · CPC title

  • Processor architectures; Processor configuration, e.g. pipelining · CPC title

  • involving particularities of FFT processing · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11609301B2 cover?
Techniques to facilitate radar data processing are disclosed. In one example, a radar system includes a frame generation circuit and a frame processing circuit. The frame generation circuit is configured to receive radar signals. The frame generation circuit is further configured to convert the radar signals to at least one frame having a camera interface format. The frame processing circuit is…
Who is the assignee on this patent?
Teledyne Flir Commercial Systems Inc
What technology area does this patent fall under?
Primary CPC classification G01S7/06. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Mar 21 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 11 related publications on this page (citations in our corpus or others sharing the same primary CPC).