Silicon nitride phased array chip based on a suspended waveguide structure
US-2021294032-A1 · Sep 23, 2021 · US
US11598917B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11598917-B2 |
| Application number | US-202117337969-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 3, 2021 |
| Priority date | Aug 26, 2020 |
| Publication date | Mar 7, 2023 |
| Grant date | Mar 7, 2023 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A silicon nitride phased array chip based on a suspended waveguide structure, which includes a silicon nitride waveguide area and a suspended waveguide area. The silicon nitride waveguide area includes a silicon substrate, a silicon dioxide buffer layer, a silicon dioxide cladding layer and a silicon nitride waveguide-based core layer. The silicon nitride waveguide-based core layer includes an optical splitter unit, a first curved waveguide, a thermo-optic phase shifter and a spot-size converter. The suspended waveguide area includes a second curved waveguide and an array grating antenna.
Opening claim text (preview).
What is claimed is: 1. A silicon nitride phased array chip based on a suspended waveguide structure, comprising: a silicon nitride waveguide area; and a suspended waveguide area; wherein the silicon nitride waveguide area comprises a silicon substrate, a silicon dioxide buffer layer, a silicon dioxide cladding layer and a silicon nitride waveguide-based core layer; the silicon nitride waveguide-based core layer comprises an optical splitter unit, a first curved waveguide, a thermo-optic phase shifter and a spot-size converter; the suspended waveguide area comprises a second curved waveguide and an array grating antenna; the optical splitter unit, the first curved waveguide, the thermo-optic phase shifter and the spot-size converter are arranged on the silicon dioxide buffer layer and in the silicon dioxide cladding layer; and a light beam with a wavelength of 1550 nm sequentially passes through the optical splitter unit, the first curved waveguide, the thermo-optic phase shifter, the spot-size converter, the second curved waveguide and the array grating antenna. 2. The silicon nitride phased array chip of claim 1 , wherein the optical splitter unit comprises a plurality of beam splitters based on silicon nitride waveguide; a working wavelength of each of the plurality of beam splitters is 1550 nm; the plurality of beam splitters comprise one input 1×2 beam splitter, two 1×2 beam splitters and four output 1×2 beam splitters; the four output 1×2 beam splitters are connected in parallel; the one input 1×2 beam splitter is connected in series with the four output 1×2 beam splitters; and each of the plurality of beam splitters is provided with one input port and two output ports. 3. The silicon nitride phased array chip of claim 2 , wherein each of the plurality of beam splitters comprises an input section, a multimode interference couple section and an output section connected in sequence; the input section comprises an input straight waveguide section and an input tapered waveguide section connected to the input straight waveguide section; a larger end of the input tapered waveguide section is connected to the multimode interference couple section; and the output section comprises two output tapered waveguide sections and two output straight waveguide sections connected to the two output tapered waveguide sections, respectively; and a larger end of each of the two output tapered waveguide sections is connected to the multimode interference coupling section. 4. The silicon nitride phased array chip of claim 3 , wherein a width of the multimode interference couple section is 10 μm; a length of the multimode interference couple section is 58.4 μm; a center wavelength of the working wavelength of each of the plurality of beam splitters is 1550 nm; and within a manufacturing tolerance, an output power of each of the two output ports of each of the plurality of beam splitters is greater than 49.5%; and a length of the input tapered waveguide section is 2.5 μm; a width of the larger end of the input tapered waveguide section is 2.5 μm; a width of a smaller end of the input tapered waveguide section with is 2 μm; a width of the input straight waveguide section is 2 μm; a length of the input straight waveguide section is 10 μm; a width of each of the two output straight waveguide sections is 2 μm; a length of each of the two output straight waveguide sections is 10 μm; a distance between the two output straight waveguide sections is 2.5 μm; a width of the larger end of each of the two output tapered waveguide sections is 2.5 μm; a width of a smaller end of each of the two output tapered waveguide sections is 2 μm; a length of each of the two output tapered waveguide sections is 2.5 μm; and a thickness of each of the plurality of beam splitters is 700 nm. 5. The silicon nitride phased array chip of claim 1 , wherein the thermo-optic phase shifter is a metal heater; and the thermo-optic phase shifter is arranged on an output channel of the optical splitter unit. 6. The silicon nitride phased array chip of claim 1 , wherein the array grating antenna comprises five silicon nitride straight waveguides arranged spaced apart in parallel with a distance of 1.2 μm; the five silicon nitride straight waveguides sequentially have a width of 0.6 μm, 0.8 μm, 1.0 μm, 0.6 μm and 0.8 μm; the five silicon nitride straight waveguides each have a length of 100 μm and a thickness of 0.7 μm; and the five silicon nitride straight waveguides are suspendedly supported on the silicon dioxide buffer layer respectively through a silicon dioxide support; a width of the silicon dioxide support is the same as that of a silicon nitride straight waveguide supported thereon; a thickness of the silicon dioxide support is 0.2 μm; a distance between adjacent silicon dioxide supports is 1.2 μm; and the five silicon nitride straight waveguides are surrounded by an air medium. 7. The silicon nitride phased array chip of claim 1 , wherein a thickness of the silicon dioxide cladding layer is 2 μm; and a thickness of the silicon dioxide buffer layer is 2 μm. 8. The silicon nitride phased array chip of claim 1 , wherein the silicon nitride phased array chip deflects the light beam by ±45°.
Tapered waveguides, e.g. integrated spot-size transformers (for coupling with fibres G02B6/305) · CPC title
based on thermo-optic effects (G02F1/132 takes precedence) · CPC title
Grating · CPC title
comprising arrayed waveguide grating [AWG] devices, i.e. with a phased array of waveguides · CPC title
Splitter · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.