Display panel including chip on film, method for driving the same and display device

US11587499B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11587499-B2
Application numberUS-202017280810-A
CountryUS
Kind codeB2
Filing dateMay 15, 2020
Priority dateMay 15, 2020
Publication dateFeb 21, 2023
Grant dateFeb 21, 2023

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present disclosure provides a display panel, a method for driving the display panel and a display device. The display panel includes a display region and a non-display region. The non-display region includes a first bonding region, and further includes first connection lines connected to a plurality of gate lines respectively and second connection lines connected to a plurality of data lines respectively. The display panel further includes at least one chip on film, the chip on film includes a second bonding region, a first region, and a second region between the second bonding region and the first region. A scanning driving integrated circuitry connected to the second bonding region via first wirings and a data driving integrated circuitry connected to the second bonding region via second wirings are bonded in the first region. The first wirings and the second wirings are arranged at different layers in the second region.

First claim

Opening claim text (preview).

What is claimed is: 1. A display panel, comprising a display substrate including a display region and a non-display region, wherein the display region comprises a plurality of gate lines extending in a first direction and a plurality of data lines extending in a second direction, and the plurality of gate lines intersect the plurality of data lines to define a plurality of pixel regions; the non-display region comprises at least one first bonding region located on one side of the display region, and further comprises first connection lines connected to the plurality of gate lines respectively and second connection lines connected to the plurality of data lines respectively; at least a part of each first connection line and at least a part of each second connection line are used for bonding connection, and the part of each first connection line and the part of each second connection line used for bonding connection are located in the first bonding region; the display panel further comprises one chip on film folded to a back surface of the display panel, the chip on film comprises a second bonding region bonded to the first bonding region, and further comprises a first region and a second region located between the second bonding region and the first region; a scanning driving integrated circuitry and a data driving integrated circuitry are bonded to the one chip on film and in the first region, the scanning driving integrated circuitry is connected to the second bonding region via first wirings, and the data driving integrated circuitry is connected to the second bonding region via second wirings; and the first wirings and the second wirings are arranged at different layers in the second region, wherein the second bonding region comprises a plurality of repetition units, and each repetition unit comprises a first low level signal electrode, at least one first bonding electrode and at least one second bonding electrode, the first bonding electrode receives the scanning signal applied by the scanning driving integrated circuitry through the first wiring, and transmit the scanning signal to the first bonding region, the second bonding electrode receives the data signal applied by the data driving integrated circuitry through the second wiring and transmit the data signal to the first bonding region, the first low level signal electrode is located between the first bonding electrode and the second bonding electrode; wherein the one chip on film further comprises first low level signal lines connected to the first low level signal electrodes respectively, wherein the first low level signal line is arranged at a same layer as the first wiring in the second region and electrically connected to the scanning driving integrated circuitry. 2. The display panel according to claim 1 , wherein a plurality of bonding electrodes is arranged in the second bonding region and comprises first bonding electrodes and second bonding electrodes, the first bonding electrodes are connected to the first wirings respectively, the second bonding electrodes are connected to the second wirings respectively, and the first bonding electrodes and the second bonding electrodes are located on a same side of the chip on film. 3. The display panel according to claim 2 , wherein the plurality of bonding electrodes are located on the same side of the chip on film as the scanning driving integrated circuitry and the data driving integrated circuitry; a third wiring is located on the same side of the chip on film as the scanning driving integrated circuitry and the data driving integrated circuitry; the chip on film further comprises a third region located between the first region and the second region and a fourth region located between the second bonding region and the second region, the third region is provided with a first via hole, and the fourth region is provided with a second via hole; a fourth wiring comprises a first segment connected to the second bonding region, a second segment connected to a target driving integrated circuitry and a third segment connected to the second segment through the first via hole and connected to the first segment through the second via hole, and the second segment and the first segment are located on the same side of the chip on film as the third wiring; and the third wiring is the first wiring, the fourth wiring is the second wiring, and the target driving integrated circuitry is the data driving integrated circuitry; or the third wiring is the second wiring, the fourth wiring is the first wiring, and the target driving integrated circuitry is the scanning driving integrated circuitry. 4. The display panel according to claim 2 , wherein the scanning driving integrated circuitry and the data driving integrated circuitry are located on a same side of the chip on film, and the plurality of bonding electrodes is located on the other side of the chip on film; the chip on film further comprises a third region located between the first region and the second region and a fourth region located between the second bonding region and the second region, the third region is provided with a first via hole, and the fourth region is provided with a second via hole; a third wiring comprises a first segment connecting a first driving integrated circuitry and the second via hole, and a second segment connecting the first segment and the second bonding region through the second via hole; a fourth wiring comprises a third segment connecting the second bonding region and the first via hole and a fourth segment connecting the third segment and a second driving integrated circuitry through the first via hole, and the first segment and the third segment are arranged at different layers; and the third wiring is the first wiring, the fourth wiring is the second wiring, the first driving integrated circuitry is the scanning driving integrated circuitry, and the second driving integrated circuitry is the data driving integrated circuitry; or the third wiring is the second wiring, the fourth wiring is the first wiring, the first driving integrated circuitry is the data driving integrated circuitry, and the second driving integrated circuitry is the scanning driving integrated circuitry. 5. The display panel according to claim 2 , wherein the plurality of bonding electrodes and a first driving integrated circuitry are located on the same side of the chip on film, and a second driving integrated circuitry is located on the other side of the chip on film; a third wiring is located on the same side of the chip on film as the plurality of bonding electrodes and the first driving integrated circuitry; the chip on film further comprises a third region located between the first region and the second region and a fourth region located between the second bonding region and the second region, and the fourth region is provided with a third via hole; a fourth wiring comprises a first segment connecting the second driving integrated circuitry and the third via hole and a second segment connecting the first segment and the second bonding region through the third via hole; and the third wiring is the first wiring, the fourth wiring is the second wiring, the first driving integrated circuitry is the scanning driving integrated circuitry, and the second driving integrated circuitry is the data driving integrated circuitry; or the third wiring is the second wiring, the fourth wiring is the first wiring, the first driving integrated circuitry is the data driving integrated circuitry, and the second driving integrated circuitry is the scanning driving integrated circuitry. 6. The display panel according to claim 1 , wherein each repetition unit comprises P first bonding electrodes and Q second bonding electrodes, and P and Q are each a posit

Assignees

Inventors

Classifications

  • Interconnections, e.g. scanning lines · CPC title

  • wherein the TFTs are in active matrices · CPC title

  • Arrangement of scan or data electrode driver circuits at the periphery of a panel not inherent to a split matrix structure · CPC title

  • Interconnections, e.g. wiring lines or terminals · CPC title

  • Handling electromagnetic interferences [EMI], covering emitted as well as received electromagnetic radiation · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11587499B2 cover?
The present disclosure provides a display panel, a method for driving the display panel and a display device. The display panel includes a display region and a non-display region. The non-display region includes a first bonding region, and further includes first connection lines connected to a plurality of gate lines respectively and second connection lines connected to a plurality of data line…
Who is the assignee on this patent?
Fuzhou Boe Optoelectronics Tech Co Ltd, Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/32. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Feb 21 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 10 related publications on this page (citations in our corpus or others sharing the same primary CPC).